2011 9th IEEE International Conference on ASIC 2011
DOI: 10.1109/asicon.2011.6157304
|View full text |Cite
|
Sign up to set email alerts
|

An automated design flow for image processing filter in embedded systems

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2011
2011
2012
2012

Publication Types

Select...
1
1

Relationship

2
0

Authors

Journals

citations
Cited by 2 publications
(2 citation statements)
references
References 6 publications
0
2
0
Order By: Relevance
“…Doing so can reduce the number of design iterations and re-spins and thus reduce the overall development time. Moreover, the reusability of the operating environment increased by continuing the M-based design process, which presents further possibilities for reducing the development time [13].…”
Section: Table II Performance Resultsmentioning
confidence: 99%
“…Doing so can reduce the number of design iterations and re-spins and thus reduce the overall development time. Moreover, the reusability of the operating environment increased by continuing the M-based design process, which presents further possibilities for reducing the development time [13].…”
Section: Table II Performance Resultsmentioning
confidence: 99%
“…7. Moreover, the reusability of the operating environment increased by continuing the M-based design process, which presents further possibilities for reducing the development time [12].…”
Section: A Case Study Of Image Processing Filter Designmentioning
confidence: 99%