2013
DOI: 10.1016/j.future.2012.05.014
|View full text |Cite
|
Sign up to set email alerts
|

An analytical model for the performance evaluation of multistage interconnection networks with two class priorities

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
9
0

Year Published

2014
2014
2018
2018

Publication Types

Select...
6
1

Relationship

0
7

Authors

Journals

citations
Cited by 9 publications
(9 citation statements)
references
References 14 publications
0
9
0
Order By: Relevance
“…The given algorithm has been implemented for heterogeneous networks. Multistage interconnection network is another class of networks that has been studied for both evaluations of architectures as well as for handling of task scheduling [11]. Simulator is the key to evaluate the simulation performance of an interconnection network.…”
Section: Related Workmentioning
confidence: 99%
“…The given algorithm has been implemented for heterogeneous networks. Multistage interconnection network is another class of networks that has been studied for both evaluations of architectures as well as for handling of task scheduling [11]. Simulator is the key to evaluate the simulation performance of an interconnection network.…”
Section: Related Workmentioning
confidence: 99%
“…In the field of MLMINs, the performance parameters such as throughput, delay, blocking probability, to name a few, have been adequately analyzed in previous works [15,16,[18][19][20][45][46][47][48][49]. All of the previous analyses reflect the fact that multilayer MINs have a great potential in terms of key performance parameters, especially the throughput and delay.…”
Section: Reliability Analysis On Banyan-type Mins Typically Banyan Nmentioning
confidence: 99%
“…MINs provide a compromise between the above networks since they present efficient performance using a reasonable number of switches [8,9]. Therefore, so far, a large number of researches have been done on MINs [10][11][12][13][14][15][16].…”
mentioning
confidence: 99%
“…When a message or packet header reaches an intermediate switch, a switching mechanism determines how and when the router switch is set; that is, the input channel is connected to the output channel selected by the routing algorithm. In other words, the switching mechanism determines how network resources are allocated for message transmission [10,14,[16][17][18][19].…”
Section: Introductionmentioning
confidence: 99%