An affordable post-silicon testing framework applied to a RISC-V based microcontroller

Molina-Robles, Roberto; García-Ramírez, Ronny; Chacón-Rodríguez, Alfonso; Rimolo-Donadío, Renato; Arnaud, Alfredo

doi:10.1109/laedc51812.2021.9437939

2021 IEEE Latin America Electron Devices Conference (LAEDC) 2021

DOI: 10.1109/laedc51812.2021.9437939

|View full text |Cite

An affordable post-silicon testing framework applied to a RISC-V based microcontroller

Roberto Molina-Robles

Ronny García-Ramírez

Alfonso Chacón-Rodríguez

et al.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2021

2023

Publication Types

Select...

Other3

Relationship

Self Cite0

Independent3

Authors

Journals

Cited by 3 publications

References 20 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32

Nascimento,

Wuerdig,

Ponchet

et al. 2023

2023 IEEE Seventh Ecuador Technical Chapters Meeting (ECTM)

View full text Add to dashboard Cite

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

hi@scite.ai

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

An affordable post-silicon testing framework applied to a RISC-V based microcontroller

Cited by 3 publications

References 20 publications

RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32

RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32

HIRMA: High-Performance Implementation for RISC-V Microcontroller Applications

Low-level algorithm for a software-emulated I²C I/O module in general purpose RISC-V based microcontrollers

Contact Info

Product

Resources

About

An affordable post-silicon testing framework applied to a RISC-V based microcontroller

Cited by 3 publications

References 20 publications

RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32

RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32

HIRMA: High-Performance Implementation for RISC-V Microcontroller Applications

Low-level algorithm for a software-emulated I2C I/O module in general purpose RISC-V based microcontrollers

Contact Info

Product

Resources

About

Low-level algorithm for a software-emulated I²C I/O module in general purpose RISC-V based microcontrollers