1991
DOI: 10.1109/4.75028
|View full text |Cite
|
Sign up to set email alerts
|

AlInAs/GaInAs HBT IC technology

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
9
0

Year Published

1991
1991
2001
2001

Publication Types

Select...
6
2
1

Relationship

0
9

Authors

Journals

citations
Cited by 40 publications
(9 citation statements)
references
References 13 publications
0
9
0
Order By: Relevance
“…These transistors can have cutoff frequencies (fT) and maximum oscillation frequencies (fma) of 90 GHz and 70 GHz, respectively [6]. However, in order to allow optical access to the device active region, an 8x8 prn emitter window was included which significantly reduced the frequency performance of the device.…”
Section: Methodsmentioning
confidence: 99%
“…These transistors can have cutoff frequencies (fT) and maximum oscillation frequencies (fma) of 90 GHz and 70 GHz, respectively [6]. However, in order to allow optical access to the device active region, an 8x8 prn emitter window was included which significantly reduced the frequency performance of the device.…”
Section: Methodsmentioning
confidence: 99%
“…The devices were modeled after the HRL Laboratories InGaAs-InP HBT process [10], [11]. A cross section of the modeled HBT is shown in Fig.…”
Section: A Device Characterizationmentioning
confidence: 99%
“…4, where the top AlInAs layers are the emitter, p-type InGaAs layers are the base, and n-type InGaAs layers are the collector and subcollector and an InP substrate. Mobility, bandgap, lifetimes, band alignment, and velocity parameters were obtained from various references for the HRL HBT process [10], [11]. The ATLAS model included Shockley-Read-Hall, optical, and Auger recombination.…”
Section: A Device Characterizationmentioning
confidence: 99%
“…The examined circuit is a high-speed, InP heterojunction bipolar transistor (HBT) frequency divider [20]. The circuit provides a differential divide-by-four output based on a differential input clock and is nominally designed to operate at 3.5 GHz.…”
Section: A Device-under-testmentioning
confidence: 99%