1999
DOI: 10.1143/jjap.38.7065
|View full text |Cite
|
Sign up to set email alerts
|

Alignment Mark Optimization to Reduce Tool- and Wafer-Induced Shift for XRA-1000

Abstract: As semiconductor device geometry shrinks down to the 100 nm order for the most critical layers, requirements for overlay accuracy have become increasingly strict in the semiconductor manufacturing process. One contribution to overlay error (particularly alignment error) originates from the process and tool interaction. Therefore, it is necessary to improve the alignment accuracy of both the process and the tool. Alignment errors can be separated into tool-induced shift (TIS), wafer-induced shif… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2001
2001
2011
2011

Publication Types

Select...
5

Relationship

2
3

Authors

Journals

citations
Cited by 7 publications
(3 citation statements)
references
References 2 publications
0
3
0
Order By: Relevance
“…(1) Hardware such as optical detected system, mark design. 19,20) (2) Software such as signal processing. 21) (3) Other metrology tool which deals with the inspection data.…”
Section: Considerationmentioning
confidence: 99%
“…(1) Hardware such as optical detected system, mark design. 19,20) (2) Software such as signal processing. 21) (3) Other metrology tool which deals with the inspection data.…”
Section: Considerationmentioning
confidence: 99%
“…Therefore, an accurate position measurement technique is required for alignment during contact. 7 Therefore, we believe that a direct observation of the gratings is better than superimposition and will produce a better alignment accuracy. 4 In today's semiconductor lithography, the wafer-induced shift ͑WIS͒, 5,6 which is caused by a resist ͑resin in the case of imprint͒ covering the patterned substrate, leads to alignment errors in some cases.…”
Section: Introductionmentioning
confidence: 99%
“…Endeavors in wafer alignment can be broadly classified as efforts to ͑a͒ improve wafer placement and holding, 1-3 ͑b͒ study alignment error sources, [4][5][6] and ͑c͒ monitor the wafer position. [7][8][9][10] Techniques reported thus far for wafer position monitoring include the use of ͑i͒ imaging of marks with a CCD camera, 7 ͑ii͒ imaging of marks with a series of photosensors, 8 ͑iii͒ sensing of diffracted light from marks, 5,9 and ͑iv͒ observation of moiré patterns. 10 These techniques are predisposed primarily to sense lateral misalignment of the wafer.…”
Section: Introductionmentioning
confidence: 99%