Design, Automation &Amp; Test in Europe Conference &Amp; Exhibition (DATE), 2017 2017
DOI: 10.23919/date.2017.7926958
|View full text |Cite
|
Sign up to set email alerts
|

AFEC: An analytical framework for evaluating cache performance in out-of-order processors

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2017
2017
2024
2024

Publication Types

Select...
5
1

Relationship

0
6

Authors

Journals

citations
Cited by 9 publications
(1 citation statement)
references
References 22 publications
0
1
0
Order By: Relevance
“…It was observed that average throughput was increased by 29.9% for shared cache levels and 27.9% for private cache levels. Kecheng et al [11] discussed cache performance, specifically of out-of-order processors. They examine non-blocking cache, which merges different cache misses with the same cache-line address and overlaps multiple outstanding memory requests into one memory request to reduce the average cache miss penalty.…”
Section: Related Workmentioning
confidence: 99%
“…It was observed that average throughput was increased by 29.9% for shared cache levels and 27.9% for private cache levels. Kecheng et al [11] discussed cache performance, specifically of out-of-order processors. They examine non-blocking cache, which merges different cache misses with the same cache-line address and overlaps multiple outstanding memory requests into one memory request to reduce the average cache miss penalty.…”
Section: Related Workmentioning
confidence: 99%