Advanced PWM Techniques for Multi-Level Inverters With a Multi-Level Active CM Noise Filter

Han, Dongwoo; Peng, Fang Zheng; Dwari, Suman

doi:10.1109/jestpe.2021.3128274

Cited by 12 publications

(4 citation statements)

References 53 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…One method for suppressing CMV is the use of an active CMV filter [6]. However, hardware solutions, including active CMV filters, require additional auxiliary components, such as common-mode transformers or additional switches [7,8].…”

Section: Introductionmentioning

confidence: 99%

Common-Mode Voltage Reduction Method Based on Variable Sampling Frequency Finite Control Set-Model Predictive Control for PMSM Drive Systems

Lee,

Choo,

Lee

et al. 2024

Energies

View full text Add to dashboard Cite

In this article, a finite control set-model predictive control (FCS-MPC) with variable sampling time is proposed. A zero-voltage vector appears in the dead time between specific voltage vectors, resulting in an unintentionally large common-mode voltage. Herein, a large common-mode voltage was suppressed, and the load current was controlled using a voltage vector combination that did not cause a zero-voltage vector in dead time. Additionally, to improve the total harmonic distortion (THD) of the load current, the intersection of the predicted current and the command current by all the volage vectors (VVs) in the combination is confirmed. The VV where the intersection occurs is selected as the optimal VV. This optimal VV is applied to the point where the predicted current and the reference current intersect. The applicable range of the sampling time should be selected by considering the calculation time and number of switching. Through the proposed FCS-MPC strategy, not only can the common-mode voltage be limited to within ±Vdc/6, but an improved THD can also be obtained compared to the existing method using fixed sampling. The proposed method was verified through PSIM simulation and experimental results.

show abstract

Section: Introductionmentioning

confidence: 99%

Common-Mode Voltage Reduction Method Based on Variable Sampling Frequency Finite Control Set-Model Predictive Control for PMSM Drive Systems

Lee,

Choo,

Lee

et al. 2024

Energies

View full text Add to dashboard Cite

show abstract

“…In the field of control, several strategies can be used to control DCI, among the most famous and widely used are SVM technique, 52 modified SVM technique, 53 neural SVM technique, 54 pulse width modulation (PWM), 55 neural PWM strategy, 56 neuro‐fuzzy SVM, 57 neuro‐fuzzy PWM, 58 and fuzzy PWM strategy, 59 where SVM is characterized by high performance and reduction of current ripples compared to the PWM strategy 60 . However, its drawback is that it is complex, especially in the case of an MLI, where it is difficult to apply and requires complex calculations compared to the PWM strategy 61 .…”

Section: Introductionmentioning

confidence: 99%

Predictive direct power control with phase‐locked loop technique of three‐level neutral point clamped inverter based shunt active power filter for power quality improvement

Debdouche,

Benbouhenni,

Deffaf

et al. 2024

Circuit Theory & Apps

View full text Add to dashboard Cite

SummaryIn this study, an improved anti‐windup proportional‐integral predictive direct power control strategy with a phase‐locked loop (PLL) is proposed and applied to a three‐level shunt active power filter (SAPF) neutral point clamped (NPC) inverter using space vector modulation (SVM) technique. The SAPF has to ensure sinusoidal waveforms and unity power factor in the grid side, by eliminating harmonic currents and compensating reactive power of the nonlinear loads. Active and reactive powers as well as the DC bus voltage controls are performed using anti‐windup proportional and integral actions with a predictive algorithm, without a need for an exhaustive mathematical model. The control law is modulated using the SVM technique allowing fixed switching frequency and low power ripples. The performances of the suggested control have been verified through an electronic STM32F407 card under diverse and severe conditions. The obtained results confirmed the expected objectives in terms of current and voltage quality, robustness, and dynamic response.

show abstract

“…This state is known as the shoot-through (ST) state and is forbidden in VSI. To avoid this dangerous situation, dead-time control is adopted to generate control signals for inverter switches [5,6]. In this case, the rising edge of the control signal is delayed to avoid the ST state.…”

Section: Introductionmentioning

confidence: 99%

“…It causes distortion at output voltage and an increment in total harmonic distortion (THD) of output current. Many pulse-width modulation (PWM) methods based on the direction of output current have been explored to compensate for the negative effects of dead time [5,6]. However, these studies introduced more control complexity and required many additional current sensors.…”

Section: Introductionmentioning

confidence: 99%

An DPWM for Active DC-Link Type Quasi-Z-Source Inverter to Reduce Component Voltage Rating

Tran

Nguyen

2022

Energies

View full text Add to dashboard Cite

The conventional DC-link type quasi-Z-source inverter has been known as a buck–boost inverter with a low component voltage rating. This paper proposes an active DC-link type quasi-Z-source inverter by adding one active switch and one diode to the impedance-source network to enhance the voltage gain of the inverter. As a result, the component voltage rating of the inverter is significantly reduced, which is demonstrated through some comparisons between the proposed topology and others. A discontinuous pulse width modulation (DPWM) scheme is proposed to control the inverter, which reduces the number of commutations compared to the traditional strategy. Under this approach, the insertion of a shoot-through state does not cause any extra commutations compared to the conventional voltage-source inverter. Details about control implementation, steady-state analysis, and design guidelines are also presented in this paper. Simulation and a laboratory prototype have been built to test the proposed inverter. Both buck and boost operations of the proposed inverter are implemented to validate the performance of the inverter.

show abstract

Advanced PWM Techniques for Multi-Level Inverters With a Multi-Level Active CM Noise Filter

Cited by 12 publications

References 53 publications

Common-Mode Voltage Reduction Method Based on Variable Sampling Frequency Finite Control Set-Model Predictive Control for PMSM Drive Systems

Common-Mode Voltage Reduction Method Based on Variable Sampling Frequency Finite Control Set-Model Predictive Control for PMSM Drive Systems

Predictive direct power control with phase‐locked loop technique of three‐level neutral point clamped inverter based shunt active power filter for power quality improvement

An DPWM for Active DC-Link Type Quasi-Z-Source Inverter to Reduce Component Voltage Rating

Contact Info

Product

Resources

About