2009 IEEE MTT-S International Microwave Symposium Digest 2009
DOI: 10.1109/mwsym.2009.5165895
|View full text |Cite
|
Sign up to set email alerts
|

Advanced heterogeneous integration of InP HBT and CMOS Si technologies for high performance mixed signal applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
5
0

Year Published

2009
2009
2014
2014

Publication Types

Select...
5
1

Relationship

0
6

Authors

Journals

citations
Cited by 11 publications
(5 citation statements)
references
References 7 publications
0
5
0
Order By: Relevance
“…All of the approaches are capable of supporting interconnect lengths and pitches of the order of micrometres (rather than tens of micrometres for traditional multichip assembly integration approaches). In one approach developed at Northrup Grumman [7], a wafer-scale assembly approach is used to integrate completed III-V 'chiplets' on top of a completed CMOS wafer. This approach uses 'microbumps' to interconnect two or more different device and component types with the Si CMOS.…”
Section: Chip-scale Heterogeneous Integration (A) Iii-v Devices and Si Cmosmentioning
confidence: 99%
“…All of the approaches are capable of supporting interconnect lengths and pitches of the order of micrometres (rather than tens of micrometres for traditional multichip assembly integration approaches). In one approach developed at Northrup Grumman [7], a wafer-scale assembly approach is used to integrate completed III-V 'chiplets' on top of a completed CMOS wafer. This approach uses 'microbumps' to interconnect two or more different device and component types with the Si CMOS.…”
Section: Chip-scale Heterogeneous Integration (A) Iii-v Devices and Si Cmosmentioning
confidence: 99%
“…One element of DAHI, the Compound Semiconductor Materials on Silicon (COSMOS) thrust, has demonstrated three different approaches (shown in Figure 3) to achieving InP BiCMOS integrated circuit technology featuring InP HBTs and deep submicron Si CMOS [12][13] [14] for RF and mixed signal circuits.…”
Section: Darpa Dahi Programmentioning
confidence: 99%
“…One approach, pursued by a team led by Northrop Grumman Aerospace Systems, involves sub-circuit integration in which III-V device "chiplets" are assembled onto a processed CMOS wafer with high-density [9]. At the other end of the spectrum, in an approach being developed by a Raytheon-led team [10], monolithic integration methods are being explored to epitaxially grow III-Vs on CMOScompatible substrates.…”
Section: Program Objectives and Challengesmentioning
confidence: 99%
“…As previously mentioned, three innovative heterogeneous integration processes are currently being developed in COSMOS program: micrometer scale assembly [9], monolithic epitaxial growth [10], and epitaxial layer printing [11] approaches as illustrated in Fig. 1 A micrometer-scale assembly process is being developed by the team led by Northrop Grumman Aerospace Systems.…”
Section: Program Achievementsmentioning
confidence: 99%