2011 International Symposium on Electronic System Design 2011
DOI: 10.1109/ised.2011.57
|View full text |Cite
|
Sign up to set email alerts
|

Adiabatic 5T SRAM

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
0
0

Year Published

2014
2014
2023
2023

Publication Types

Select...
2
2

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(2 citation statements)
references
References 17 publications
0
0
0
Order By: Relevance
“…As noted earlier, memory and data transfer is one of the primary sources of power dissipation in a traditional digital computer [26]. Because of this, the authors of [44] chose to demonstrate the feasibility of using charge recovery computing for memory circuits. Their adiabatic implementation of a 5T SRAM cell showed impressive savings in power dissipation, though it did come at the cost of increased write times [44].…”
Section: Adiabatic Computingmentioning
confidence: 99%
See 1 more Smart Citation
“…As noted earlier, memory and data transfer is one of the primary sources of power dissipation in a traditional digital computer [26]. Because of this, the authors of [44] chose to demonstrate the feasibility of using charge recovery computing for memory circuits. Their adiabatic implementation of a 5T SRAM cell showed impressive savings in power dissipation, though it did come at the cost of increased write times [44].…”
Section: Adiabatic Computingmentioning
confidence: 99%
“…Because of this, the authors of [44] chose to demonstrate the feasibility of using charge recovery computing for memory circuits. Their adiabatic implementation of a 5T SRAM cell showed impressive savings in power dissipation, though it did come at the cost of increased write times [44]. Adiabatic logic can also be used to implement other sequential logic elements, as demonstrated in [45].…”
Section: Adiabatic Computingmentioning
confidence: 99%