Accelerator validation of an FPGA SEU simulator

Abstract

An accelerator test was used to validate the performance of an FPGA single event upset (SEU) simulator. The Crocker Nuclear Laboratory cyclotron proton accelerator was used to irradiate the SLAAC1-V, a Xilinx Virtex FPGA board. We also used the SLAAC1-V as the platform for a configuration bitstream SEU simulator. The simulator was used to probe the "sensitive bits" in various logic designs. The objective of the accelerator experiment was to characterize the simulator's ability to predict the behavior of a test design in the proton beam during a dynamic test. The test utilized protons at 63.3 MeV, well above the saturation cross-section for the Virtex part. Protons were chosen because, due to their lower interaction rate, we can achieve the desired upset rate of about one configuration bitstream upset per second. The design output errors and configuration upsets were recorded during the experiment and compared to results from the simulator. In summary, for an extensively tested design, the simulator predicted 97% of the output errors observed during radiation testing. The SEU simulator can now be used with confidence to quickly and affordably examine logic designs to 'map' sensitive bits, to provide assurance that incorporated mitigation techniques perform correctly, and to evaluate the costs and benefits of various mitigation strategies. The simulator provides an excellent test environment that accurately represents radiation induced configuration bitstream upsets.Index Terms-Dynamic testing, field programmable gate array (FPGA), proton accelerator, radiation, simulator, single event upset (SEU).

A Fault Injection Analysis of Linux Operating on an FPGA-Embedded Platform

“…While we recognize that some sensitive configuration bits may be tagged as nonsensitive, this form of fault injection provides a good estimate of the "average" sensitivity behavior of the system under test. Previous results from similar fault injection experiments show that the vast majority of sensitive bits are easily detected (i.e., they have a high probability of detection) and the average sensitivity of a design is adequately represented in fault injection experiments [16].…”

“…In another work by Johnson et al [16], they describe the validation of a fault injection simulator using a proton accelerator. Their analysis used the bit-stream offsets of sensitive bits to compute the row and column locations of the sensitive bits.…”

Reliability and Makespan Optimization of Hardware Task Graphs in Partially Reconfigurable Platforms

“…Any upset in a sensitive bit will eventually affect the functionality of the corresponding task and leads to a failure [21]. The number of sensitive bits of a design can be estimated by means of fault injection, fault emulation or even radiationground experiments [22]. Since the validity of the presented model has been verified on a Virtex-5 FPGA, in this case the basic elements are the socalled Configurable Logic Blocks (CLBs).…”

New Fault Detection, Mitigation and Injection Strategies for Current and Forthcoming Challenges of HW Embedded Designs

“…Faults targeting the fabric could be assimilated to those typically affecting other VLSI systems, but the faults targeting the CMEM have further effects than those affecting common SRAM memories, as they will change the underlying hardware implementation of the considered design. For instance, when considering faults targeting the storage elements of FPGAs, FFs holding the design state only account for 0.42% of the total number of memory bits, whereas the remaining 99.58% is taken by the CMEM [88]. Hence, dealing with faults targeting the CMEM is much more relevant for improving the final resilience of the system.…”