2014
DOI: 10.1109/tcbb.2014.2326876
|View full text |Cite
|
Sign up to set email alerts
|

Accelerating the Next Generation Long Read Mapping with the FPGA-Based System

Abstract: To compare the newly determined sequences against the subject sequences stored in the databases is a critical job in the bioinformatics. Fortunately, recent survey reports that the state-of-the-art aligners are already fast enough to handle the ultra amount of short sequence reads in the reasonable time. However, for aligning the long sequence reads (>400 bp) generated by the next generation sequencing (NGS) technology, it is still quite inefficient with present aligners. Furthermore, the challenge becomes mor… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
24
0

Year Published

2015
2015
2023
2023

Publication Types

Select...
7

Relationship

0
7

Authors

Journals

citations
Cited by 51 publications
(24 citation statements)
references
References 35 publications
0
24
0
Order By: Relevance
“…Whereas existing PC based algorithms process the complete data after the detection has finished, so they would effectively take longer for the whole process of DNA sequencing. The same situation applies to current FPGA acceleration methods where no real-time comparison can be executed [41].…”
Section: F Hardware Resource Usagementioning
confidence: 90%
“…Whereas existing PC based algorithms process the complete data after the detection has finished, so they would effectively take longer for the whole process of DNA sequencing. The same situation applies to current FPGA acceleration methods where no real-time comparison can be executed [41].…”
Section: F Hardware Resource Usagementioning
confidence: 90%
“…A great number of papers have been published that either use FPGAs [16][17][18][19][20][21]55], or GPUs [28][29][30].…”
Section: Related Workmentioning
confidence: 99%
“…A significant number of papers have been published that either use FPGAs (see, e.g., [1], [9], [24], [25], [25], [26], [27], [28], [29], [30], [31]) or GPUs (see, e.g., [32], [33]). For instance in [24], the authors propose a hybrid system for short read mapping utilizing both FPGA-based hardware and CPU-based software: the hardware implements parallel block-wise alignment structure to approximate the conventional dynamic programming algorithm.…”
Section: Related Workmentioning
confidence: 99%
“…In [27], the speedup of their accelerator over a six-cores CPU ranges from 22.2x to 42.9x. In [28], the author focus on long reads mapping: their FPGA-based platform achieves a 1.8x-3.2x speedup versus the BWA-SW aligner. In [29], the actors claim that their FPGA tool to be up to 293 times faster than BWA (single-threaded) on an Intel X5650 CPU and 134 times faster than SOAP3 on an NVIDIA GTX 580 GPU.…”
Section: Related Workmentioning
confidence: 99%