2009 IEEE International Symposium on Parallel &Amp; Distributed Processing 2009
DOI: 10.1109/ipdps.2009.5160927
|View full text |Cite
|
Sign up to set email alerts
|

Accelerating HMMer on FPGAs using systolic array based architecture

Abstract: HMMer is a widely-used bioinformatics software package that uses profile HMMs (Hidden Markov Models)

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
8
0

Year Published

2012
2012
2020
2020

Publication Types

Select...
5
3

Relationship

0
8

Authors

Journals

citations
Cited by 14 publications
(8 citation statements)
references
References 13 publications
(14 reference statements)
0
8
0
Order By: Relevance
“…For taxonomical analysis, 16S/18S rRNA fragment extraction is realized by GPU based HMM [21], [24], [25] with parallel computing on GPU, while the gene prediction is realized by FragGeneScan [26].…”
Section: Methodsmentioning
confidence: 99%
“…For taxonomical analysis, 16S/18S rRNA fragment extraction is realized by GPU based HMM [21], [24], [25] with parallel computing on GPU, while the gene prediction is realized by FragGeneScan [26].…”
Section: Methodsmentioning
confidence: 99%
“…Another recent research [ 19 ] proposed a systolic-array-based implementation of plan 7 HMM on FPGAs with a parallel data providing unit and an autorecalculation unit. A speedup of 56.8 with 20 PEs on a Virtex-5 board was obtained compared to an Intel Core 2 Duo 2.33 GHz CPU.…”
Section: Hardware-accelerated Hmmermentioning
confidence: 99%
“…Since such hardware is specifically tailored for the sequence alignment problem, good performance can be easily achieved. FPGA has been used to build special-purpose hardware for accelerating HMMER [ 19 , 27 , 28 ]. An FPGA is an integrated circuits that contains a lot of programmable interconnected “logic blocks.” It can be configured to implement various algorithms using a hardware description language.…”
Section: Introductionmentioning
confidence: 99%
“…[15], [16] developed a MPI HMMER 2 implementation on cluster, which will get near liner speedup when the number of nodes is less than 64. There are many parallel implementation on novel hardware such as FPGA [6]- [9], GPUs [4], [5], [10], [23], network processor [11] and Cell/B.E. Processor [12].…”
Section: Algorithm 1: Pseudo-code Of Hmmsearchmentioning
confidence: 99%