A VLSI median filter for impulse noise elimination in composite or component TV signals

Christopher, Lauren; Mayweather, W.T.; Perlman, S.S.

doi:10.1109/30.75377

Cited by 30 publications

(5 citation statements)

References 5 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The task of sorting networks is just comparing and exchanging the numbers, which is very simple. Classic hardware architecture for median filter is based on a 'Bubble Sorting' model [9,48]. For (N + 1) inputs, it requires N × (2N + 1) dual input magnitude comparators.…”

Section: Precise Median Filtersmentioning

confidence: 99%

Approximate Arithmetic for Low-Power Image Median Filtering

Monajati

Fakhraie

Kabir

2015

Circuits Syst Signal Process

View full text Add to dashboard Cite

In applications related to human senses, such as audio and image processing, computations with limited precision are acceptable. In these areas, a digital system can be implemented using approximate computing that works with sufficient precision. In this paper, we present a method to design 2-bit approximate magnitude comparators that are effectively low cost in terms of power, area and speed. We build larger comparators with adjustable error characteristics. Compared to precise one, our approximate comparators can save power and area up to 7-46 % and 10-50 %, respectively. The structures of our comparators and their error characteristics are presented in this paper. We use these comparators to design different approximate image median filters in order to remove salt and pepper noise. Simulation results show that the output quality of these filters is very similar to that of the precise ones so that the degradation is not noticeable. The approximate filters save up to 30 % of power and area while working 18 % faster than the precise ones.

show abstract

Section: Precise Median Filtersmentioning

confidence: 99%

Approximate Arithmetic for Low-Power Image Median Filtering

Monajati

Fakhraie

Kabir

2015

Circuits Syst Signal Process

View full text Add to dashboard Cite

show abstract

“…Among the sorting algorithms, the running sorting requires less computation and is preferable to the others when a TBF is realized on a general-purpose computer. On the other hand, BUBBLESORT has been used in the practical design of sorting circuits [22]- [24] due to its modular structure. In…”

Section: Inmentioning

confidence: 99%

Threshold Boolean filters

Lee

Lee²

1994

IEEE Trans. Signal Process.

View full text Add to dashboard Cite

“…These offer a fully customized solution to a particular algorithm [1]. However, this solution suffers from a lack of flexibility, plus the high manufacturing cost.…”

Section: Introductionmentioning

confidence: 97%

From application descriptions to hardware in seconds: a logic-based approach to bridging the gap

Benkrid

Crookes

2004

IEEE Trans. VLSI Syst.

View full text Add to dashboard Cite

This paper presents a high-level hardware description environment developed at Queen's University, Belfast, U.K., which aims to bridge the gap between application design and hardware description. The environment, called application-to-hardware (A2H), allows for efficient compilation of high-level application descriptions to field programmable gate array (FPGA) hardware in the form of EDIF netlist in seconds.A key concept in bridging the gap while retaining the hardware efficiency, is that of hardware skeletons. A hardware skeleton is a parameterized description of a task-specific architecture, to which the user can supply not only value parameters but also functions or even other skeletons. A skeleton contains built-in rules, which capture optimizations specific to the target hardware at the implementation phase. The rule-based logic programming language Prolog has been chosen as the base notation for the A2H environment. This paper includes descriptions of hardware skeletons abstractions in the particular context of image processing applications. The current implementation of our system targets Xilinx XC4000 and Virtex series FPGAs.Index Terms-Design automation, hardware skeletons, image and video processing, logic programming, reconfigurable systems, Xilinx FPGAs.

show abstract

A VLSI median filter for impulse noise elimination in composite or component TV signals

Cited by 30 publications

References 5 publications

Approximate Arithmetic for Low-Power Image Median Filtering

Approximate Arithmetic for Low-Power Image Median Filtering

Threshold Boolean filters

From application descriptions to hardware in seconds: a logic-based approach to bridging the gap

Contact Info

Product

Resources

About