A Virtual Channel Allocation Algorithm for NoC

Bao, Dongxing; Li, Xiaoming; Xin, Yizong; Yang, Jiuru; Ren, Xiangshi; Fu, Fang; Liu, Cheng

doi:10.1007/978-3-319-73447-7_37

Cited by 3 publications

(1 citation statement)

References 13 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Co based on the qualities of the targeted coating. Providing the qualities of targeted coating and count Virtual Head ascertain disbursal, the impediment try for every opening of nodes in the meshing can be attained with a synthetical shape [8]. The past microprocessors enjoin supply of greater command story similarity due to greater architectural pattern complication as they somebody cultured micro-architectural potentials like individual manual job, out-of-order, renascent diverge foretelling and curious implementation and energizing scheduling.…”

mentioning

confidence: 99%

Low power network on chip architectures: A survey

Naqvi

2020

Comput. Sci. Inf. Technol.

View full text Add to dashboard Cite

Mostly communication now days is done through SoC (system on chip) models so, NoC (network on chip) architecture is most appropriate solution for better performance. However, one of major flaws in this architecture is power consumption. To gain high performance through this type of architecture it is necessary to confirm power consumption while designing this. Use of power should be diminished in every region of network chip architecture. Lasting power consumption can be lessened by reaching alterations in network routers and other devices used to form that network. This research mainly focusses on state-of-the-art methods for designing NoC architecture and techniques to reduce power consumption in those architectures like, network architecture, network links between nodes, network design, and routers.

show abstract

mentioning

confidence: 99%