2019
DOI: 10.1109/tmtt.2019.2939527
|View full text |Cite
|
Sign up to set email alerts
|

A V-Band Power Amplifier With 23.7-dBm Output Power, 22.1% PAE, and 29.7-dB Gain in 65-nm CMOS Technology

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
4
3

Relationship

0
7

Authors

Journals

citations
Cited by 24 publications
(2 citation statements)
references
References 26 publications
0
2
0
Order By: Relevance
“…However, since we are comparing the required powers to those of the Cartesian, the exact parameter values are inconsequential and similar results are obtained with other parametrizations as well. Additionally, the ML-OP is assumed to utilize N A parallel PA branches in the generation of the component signals, requiring an additional 2 dB of power to overcome the loss in the combiner, which can be realized for up to N A = 16, for example, by two-stages of 4-way combiners with approximately 1 dB of insertion loss [55]. It can be seen that the sequential architecture benefits from splitting the signal in two parts before quantization with limited resolution, which turns into requiring less power than the Cartesian TX.…”
Section: Comparison To Reference Architecturesmentioning
confidence: 99%
“…However, since we are comparing the required powers to those of the Cartesian, the exact parameter values are inconsequential and similar results are obtained with other parametrizations as well. Additionally, the ML-OP is assumed to utilize N A parallel PA branches in the generation of the component signals, requiring an additional 2 dB of power to overcome the loss in the combiner, which can be realized for up to N A = 16, for example, by two-stages of 4-way combiners with approximately 1 dB of insertion loss [55]. It can be seen that the sequential architecture benefits from splitting the signal in two parts before quantization with limited resolution, which turns into requiring less power than the Cartesian TX.…”
Section: Comparison To Reference Architecturesmentioning
confidence: 99%
“…However, the LNA in CMOS still has many difficulties in attaining high gain and becomes a power-consuming block when the operating frequency enters the millimeter-wave regime. The neutralization technique has been a useful and popular method in the amplifier design to provide higher signal magnification [15,16,17,18,19,20,21,22,23,24,25]. Nevertheless, it is still not an effective way to make maximum use of the active devices.…”
Section: Introductionmentioning
confidence: 99%