A time-to-digital-converter utilizing bits-counters to decode carry-chains and DSP48E1 slices in a field-programmable-gate-array

Abstract

This paper presents the implementation of a field-programmable-gate-array based high-resolution time-to-digital converter, which utilizes the carry-chains and the digital-signal-processor slices for time interpolating. Bits-counter decoders are employed to manage the output codes from both the carry-chains and the digital-signal-processor slices, in order to achieve a high utilization rate of the time interpolating cells. A single channel TDC has a 2.03 ps averaged bin size and a 2.8 ps single-shot precision. The differential-non-linearity (DNL) of the single channel TDC is −1.82 ps/+12.56 ps, and the integral-non-linearity (INL) is within −6.55 ps/+47.95 ps. The TDC performance can be further improved by implementing multiple chains in a single time measurement channel, and a 2.2 ps single-shot precision is obtained by employing four parallel channels to measure the same input signal. The reported TDC can achieve a better precision with less resources comparing to previous studies, therefore the reported architecture is favorable for those applications that require high resolution multichannel time measurements.

A Time-Area-Efficient and Compact ECSM Processor over GF (p)

“…Amiet et al [19] designed a hardware architecture that supports arbitrary prime fields up to 1024 bits and different standards of ECSM. The processor needs 1.49 ms to realize 256-bit multiplication over the prime field with 20 DSPs and 6816 LUTs, which has excellent performance.…”

“…The core idea of SCA is to obtain ciphertext from various leaked information generated during hardware operations [17]. Some works [18], [19] use binary expansion algorithm in the implementation of ECSM. In this algorithm, whether the point addition (PA) operation is performed depends on the binary string of the key, so this method has low immunity to SCAs, such as the power analysis attack.…”

A Comprehensive Survey of Readout Strategies for SiPMs Used in Nuclear Imaging Systems

“…In a ToT circuit, the difference between two time stamps where the signal crosses a pre-defined threshold is stored. This can be implemented with time to digital conversion [152,153]. Integration of readout electronics and digital SiPM, within a single chip can make them noisier than analog SiPMs.…”