A three-valued D-flip-flop and shift register using multiple-junction surface tunnel transistors

Uemura, Tetsuya; Baba, Takanobu

doi:10.1109/ted.2002.801431

Cited by 25 publications

(7 citation statements)

References 10 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Multi-valued flip flops have been researched for quite some time now [11][12][13].Ternary flip flops have been reported earlier using resonant tunneling diode (RTD) [20].Two latches using SWSFET based quaternary inverters are cascaded to form the master slave flip flop circuit. The quaternary inverter is designed by the selection of appropriate sources at different gate voltages for a single SWSFET [5].The two CLK driven SWSFETs turn on the latches in such a way that the master stage is transparent during the high phase of the clock and the D input is passed to the master stage output Q M .…”

Section: Quaternary D Flip Flopmentioning

confidence: 99%

See 1 more Smart Citation

Sequential Logic Circuits Using Spatial Wavefunction Switched (SWS) FETs

Jagadeesan

2015

Int. J. Hi. Spe. Ele. Syst.

View full text Add to dashboard Cite

The spatial wavefunction-switched field-effect transistor (SWSFET) is one of the promising quantum well devices that transfers electrons from one quantum well channel to the other channel based on the applied gate voltage. This eliminates the use of more transistors as we have coupled channels in the same device operating at different threshold voltages. This feature can be exploited in many digital integrated circuits thus reducing the count of transistors which translates to less die area. The simulations of basic sequential circuits like SR latch, D latch and flip flop are presented here using SWSFET based logic gates. The circuit model of a SWSFET was developed using Berkeley short channel IGFET model (BSIM 3).

show abstract

Section: Quaternary D Flip Flopmentioning

confidence: 99%

“…A threevalued shift register has been reported earlier [20]. Direction of data movement It requires four clock cycles to shift the quaternary input '3333' serially.…”

Section: Multi-valued Shift Registersmentioning

confidence: 99%

Sequential Logic Circuits Using Spatial Wavefunction Switched (SWS) FETs

Jagadeesan

2015

Int. J. Hi. Spe. Ele. Syst.

View full text Add to dashboard Cite

show abstract

“…[1][2] [3]. Recent articles have shown much interest in the design of ternary memory circuits [4], [5], [6], [7], [8] [9].Many approaches and different realization schemes have been suggested .The excitation equation of binary D, T, RS, JK are used in the design of ternary flip-flops. The description of 3-valued memory elements is found in the references [10], [11].…”

Section: Introductionmentioning

confidence: 99%

DESIGN OF 3-VALUED R-S & D FLIP-FLOPS BASED ON SIMPLE TERNARY GATES

Dhande¹,

Ingole²

2005

Int. J. Soft. Eng. Knowl. Eng.

View full text Add to dashboard Cite

Design of 3-valued R-S & D type of flip-flops is described. A new clock is developed according to which circuit makes transition as well as retains present, past & former past information. The proposed flip-flops are constructed using clocked T-Gates that reduces the number of transistors required to implement single clocked gates. In the verification by simulation, the proposed flip-flops appears to have lesser power consumption and better speed of operation.

show abstract

“…The basic logic gates and the flip-flops are also reported [4][5][6][7][8][9][10] in MTN system using spatial light modulators (SLM) and savart plates. The flip-flops are the basic building block of sequential logic system.…”

mentioning

confidence: 99%

Trinary registers and counters using savart plate and spatial light modulator for optical computation in multivalued logic

Ghosh

Raul

2009

Optoelectron. Lett.

View full text Add to dashboard Cite

Registers and counters are the most important devices in any system of computations. In this paper we have communicated the trinary registers and counters in modified trinary number (MTN) system. It is suitable for the optical computing and other applications in multivalued logic system. Here the savart plate and spatial light modulator (SLM) based optoelectronic circuits have been used to exploit the optical tree architecture (OTA) in optical interconnection network.The carry and borrow-free mathematical operations are possible with modified trinary number (MTN) system [1][2][3] . The basic logic gates and the flip-flops are also reported [4][5][6][7][8][9][10] in MTN system using spatial light modulators (SLM) and savart plates. The flip-flops are the basic building block of sequential logic system. Any sequential logic system can be designed by using the flip-flops and the combinational logic units. One of the most important sequential circuits used in computing system is the register. A register consists of a group of flipflops that can store information. Since a trinary flip-flop [10] can store 1 trit of information, a n-trit word register requires n number of flip-flops connected in cascaded, i.e. the output of one flip-flop is connected to the input of another.In this paper we have communicated the implementation of trinary valued different shift registers and counters by using the clocked D-trinary flip-flops. The basic optical logic gates in MTN system have been used to implement the same. The basic clock pulse in trinary system is also used here. A mode control selector (MCS) is used to convert the D-trinary flip-flop into clocked D-trinary flip-flop. To implement the shift registers the MCS is used to implement the parallel and serial shift. The circuit implementations and the truth tables for the shift counter, ring counter and the ripple counters are discussed in details.Before going into the details a short introduction to the basic logical system of trinary along with the process of implementation is given. The three states of the trinary representation are classified as the true, false and contradiction as shown in Tab.1. The truth states for the trinary logic gates required to implement the trinary flip-flops, registers and counters are mentioned in Tab.2. The basic logic gates and their output functions have been defined earlier [5] . The required gates as mentioned may be implemented [5] by using the basic building block discussed hereunder.For the implementation of the logical operations as mentioned we have used a basic building block given in Fig.1. A light from a laser source L through a polarizer P is incident on the first savart plate S 1 . The basic property of a savart plate is that if a light polarized at a direction of 45 0 with the vertical axis as shown in the Fig.1, is incident on it, the output will be two parallel beams shifted between themselves. The state of polarization of the output beams is orthogonal to each other as shown. The output beams may be controlled (the presence o...

show abstract

A three-valued D-flip-flop and shift register using multiple-junction surface tunnel transistors

Cited by 25 publications

References 10 publications

Sequential Logic Circuits Using Spatial Wavefunction Switched (SWS) FETs

Sequential Logic Circuits Using Spatial Wavefunction Switched (SWS) FETs

DESIGN OF 3-VALUED R-S & D FLIP-FLOPS BASED ON SIMPLE TERNARY GATES

Trinary registers and counters using savart plate and spatial light modulator for optical computation in multivalued logic

Contact Info

Product

Resources

About