A Technique for Electrical Error Localization with Learning Methods During Post-silicon Debugging

Kumar, Binod; Basu, Kanad; Singh, Virendra

doi:10.1109/igcc.2018.8752141

2018 Ninth International Green and Sustainable Computing Conference (IGSC) 2018

DOI: 10.1109/igcc.2018.8752141

|View full text |Cite

A Technique for Electrical Error Localization with Learning Methods During Post-silicon Debugging

Binod Kumar

Kanad Basu

Virendra Singh

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2022

Publication Types

Select...

Other1

Relationship

Self Cite0

Independent1

Authors

Journals

Cited by 1 publication

References 29 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

hi@scite.ai

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

A Technique for Electrical Error Localization with Learning Methods During Post-silicon Debugging

Cited by 1 publication

References 29 publications

Interactive Analysis of Post-Silicon Validation Data

Interactive Analysis of Post-Silicon Validation Data

Contact Info

Product

Resources

About