2005 IEEE International Symposium on Circuits and Systems
DOI: 10.1109/iscas.2005.1464892
|View full text |Cite
|
Sign up to set email alerts
|

A Switched Delay Line Based Optical Switch Architecture with a Bypass Line

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
6
0

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(6 citation statements)
references
References 6 publications
0
6
0
Order By: Relevance
“…Since the BL does not provide any buffering capability, the packets through the BL are carried without delay. In [1], the simulation results showed that routing packets through the BL in the M-B-Quadro switching node provided an effective means of increasing the network performance.…”
Section: M-b-quadro Switching Architecture and Lavs Control Strategymentioning
confidence: 99%
See 4 more Smart Citations
“…Since the BL does not provide any buffering capability, the packets through the BL are carried without delay. In [1], the simulation results showed that routing packets through the BL in the M-B-Quadro switching node provided an effective means of increasing the network performance.…”
Section: M-b-quadro Switching Architecture and Lavs Control Strategymentioning
confidence: 99%
“…The current proposed M 2 -B-Quadro switching architecture and control strategy are based on the M-B-Quadro device presented previously in [1]. This section briefly describes the operational principles of the M-B-Quadro architecture and its LAVS control mechanism.…”
Section: M-b-quadro Switching Architecture and Lavs Control Strategymentioning
confidence: 99%
See 3 more Smart Citations