2017
DOI: 10.1007/978-3-319-66284-8_12
|View full text |Cite
|
Sign up to set email alerts
|

A Survey of Hardware Technologies for Mixed-Critical Integration Explored in the Project $$EMC^2$$

Abstract: In the sandbox world of cyber-physical systems and internetof-things a number of applications is only eclipsed by a number of products that provide solutions for specific problem or set of problems. Initiatives like the European project EM C 2 serve as cross-disciplinary incubators for novel technologies and fuse them together with state-ofthe-art industrial applications. This paper reflects on challenges in scope of hardware architectures and related technologies. It also provides a short overview of several … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2019
2019
2021
2021

Publication Types

Select...
3

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(2 citation statements)
references
References 17 publications
(19 reference statements)
0
2
0
Order By: Relevance
“…The presented methodology, design flow and framework are able to drive the designer from the input specification to the final implementation solution, while offering timing simulation capabilities, DSE activities with the support of analysis tool, integrating this approach with external tools (in this scenario Xamber [33], but other tools are under evaluation). Despite of the obtained results, a lot of works should be made in future in order to consider the multi-core scenario [8] while introducing schedulability and real-time analysis, introduce fixed WCET values (taken from external tools) to be used also in the DSE step to improve allocation and binding of processes/tasks, and to improve performance, integrate other external tools to enhance HEPSYCODE-MC functionality (i.e., art2kitekt [36], CHESS [37], CODEO [38]), and improve the hierarchical scheduling implementation considering Inter Partition Communication (IPC) overheads by means of benchmarking activities.…”
Section: Discussionmentioning
confidence: 99%
“…The presented methodology, design flow and framework are able to drive the designer from the input specification to the final implementation solution, while offering timing simulation capabilities, DSE activities with the support of analysis tool, integrating this approach with external tools (in this scenario Xamber [33], but other tools are under evaluation). Despite of the obtained results, a lot of works should be made in future in order to consider the multi-core scenario [8] while introducing schedulability and real-time analysis, introduce fixed WCET values (taken from external tools) to be used also in the DSE step to improve allocation and binding of processes/tasks, and to improve performance, integrate other external tools to enhance HEPSYCODE-MC functionality (i.e., art2kitekt [36], CHESS [37], CODEO [38]), and improve the hierarchical scheduling implementation considering Inter Partition Communication (IPC) overheads by means of benchmarking activities.…”
Section: Discussionmentioning
confidence: 99%
“…Initiatives like the European project EMC2 serve as crossdisciplinary incubators for novel technologies and fuse them together with state-of theart industrial applications. With that, paper [131] reflects on challenges in scope of hardware architectures and related technologies. 4WARD [132] is an EU (FP7) project that targets at making the development of networks and networked applications faster and easier, leading to both more advanced and more affordable communication services.…”
Section: Hardware Supported In-network Processing 41 Introductionmentioning
confidence: 99%