2017 IEEE International Workshop on Integrated Power Packaging (IWIPP) 2017
DOI: 10.1109/iwipp.2017.7936770
|View full text |Cite
|
Sign up to set email alerts
|

A study on packaging design of SiC power module using near-field magnetic scanning techniques

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
6
0

Year Published

2017
2017
2023
2023

Publication Types

Select...
5
3

Relationship

2
6

Authors

Journals

citations
Cited by 11 publications
(6 citation statements)
references
References 6 publications
0
6
0
Order By: Relevance
“…The authors of [10] proposed the integration of an additional snubber ceramic capacitor on the direct bonded copper (DBC) substrate of the power module. This effectively reduces the size of the commutation cell and thereby the effective parasitic inductance.…”
Section: A State Of the Artmentioning
confidence: 99%
See 1 more Smart Citation
“…The authors of [10] proposed the integration of an additional snubber ceramic capacitor on the direct bonded copper (DBC) substrate of the power module. This effectively reduces the size of the commutation cell and thereby the effective parasitic inductance.…”
Section: A State Of the Artmentioning
confidence: 99%
“…A measurement methodology was proposed to visualize the current distribution within the power module and the actual influence of the snubber capacitors. Also, article [10] provides a comparison of a power module with and without integrated snubber capacitors. In [11] ceramic capacitors were embedded into a power module.…”
Section: A State Of the Artmentioning
confidence: 99%
“…Many papers and technical reports mention that it is important to identify parasitic inductance around the power devices in the circuit [3][4][5][6]. The authors have evaluated parasitic inductance of interconnect wiring and visualized high-frequency noise current distribution in 2-D structure SiC half-bridge power module [7].…”
Section: Introductionmentioning
confidence: 99%
“…The other solution is the integration of DC capacitors inside the power module. This configuration provides a low loop inductance for the current commutation loop and thus minimizes the DC-side parasitic inductance [10,11]. A few recent studies reporting on integrating capacitors in a SiC MOSFET module mainly focused on module design and electrical characterization [12][13][14][15].…”
Section: Introductionmentioning
confidence: 99%