2017
DOI: 10.1002/adma.201701048
|View full text |Cite
|
Sign up to set email alerts
|

A Strategy to Design High‐Density Nanoscale Devices utilizing Vapor Deposition of Metal Halide Perovskite Materials

Abstract: The demand for high memory density has increased due to increasing needs of information storage, such as big data processing and the Internet of Things. Organic-inorganic perovskite materials that show nonvolatile resistive switching memory properties have potential applications as the resistive switching layer for next-generation memory devices, but, for practical applications, these materials should be utilized in high-density data-storage devices. Here, nanoscale memory devices are fabricated by sequential … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

3
110
0

Year Published

2018
2018
2023
2023

Publication Types

Select...
8

Relationship

1
7

Authors

Journals

citations
Cited by 149 publications
(113 citation statements)
references
References 52 publications
3
110
0
Order By: Relevance
“…However, the conventional solution‐based fabricate process of OHP materials cannot be used to deposit into nanoscale template. A sequential vapor deposition method was introduced to used to deposit OHP layers for memristor in nanoscale holes . This method produces a uniform MAPbI 3 layer in the nanotemplates and it can be developed as a CMOS‐compatible processes.…”
Section: Memristors Based On Ohpsmentioning
confidence: 99%
See 1 more Smart Citation
“…However, the conventional solution‐based fabricate process of OHP materials cannot be used to deposit into nanoscale template. A sequential vapor deposition method was introduced to used to deposit OHP layers for memristor in nanoscale holes . This method produces a uniform MAPbI 3 layer in the nanotemplates and it can be developed as a CMOS‐compatible processes.…”
Section: Memristors Based On Ohpsmentioning
confidence: 99%
“…A‐D, Schematic illustration of Au/MAPbI 3 /Pt memristor with via‐hole structure and 16 × 16 cross‐bar array structure. E, RS characteristics of the Au/MAPbI 3 /Pt cell with a 250 nm via‐hole structure and F, a 16 × 16 cross‐bar array structure …”
Section: Memristors Based On Ohpsmentioning
confidence: 99%
“…[58] This method enables to deposit uniform resistive switching layers without pinholes and it extends the application to practical large-scale memory devices that are compatible with complementary metal-oxide-semiconductor (CMOS) technology. However, the conventional solution process to fabricate OIP material cannot be used to deposit into nanometer scale template.…”
Section: D Oip Rerammentioning
confidence: 99%
“…[42][43][44][45] However, OIP-based photovoltaic device exhibits difference in current-voltage curve (hysteresis) under forward and reverse scanning directions which is undesirable in optoelectronic applications. [47][48][49][50][51][52][53][54][55][56][57][58][59][60][61] Moreover, OIPs are photosensitive, and this trait can be exploited in device with photon recording functionality. [47][48][49][50][51][52][53][54][55][56][57][58][59][60][61] Moreover, OIPs are photosensitive, and this trait can be exploited in device with photon recording functionality.…”
mentioning
confidence: 99%
“…
for goods, [5,6] which call the increased demands on high performance, miniaturization, [5,7,8] high density, [9][10][11][12] and low consumption. [7,13] Crossbar memory devices offer the promising potential for increasing the device density, since the advantaged layouts coordinate to the dimension shrinkage of memory devices.
…”
mentioning
confidence: 99%