A Simplicial PWL Integrated Circuit Realization

Federico, Martın Di; Julián, P.; Poggi, Tomaso; Storace, Marco

doi:10.1109/iscas.2007.377901

Cited by 9 publications

(5 citation statements)

References 8 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The automated partition of the domain takes into account two conflicting requirements: approximation accuracy and total number of basis functions. This is particularly useful when we aim to obtain an analog circuit synthesis of multivariate nonlinear functions [4], whereas in the digital implementations the partition is usually fixed a priori by the circuit architecture [5], [6]. Nonetheless, in the digital implementations there are intrinsic upper limits for the m components, then it is important to impose these constraints in the optimization procedure.…”

Section: Discussionmentioning

confidence: 99%

A method based on a genetic algorithm to find PWL approximations of multivariate nonlinear functions

Linaro

Storace

2008

2008 IEEE International Symposium on Circuits and Systems (ISCAS)

Self Cite

View full text Add to dashboard Cite

In this paper we present a systematic approach to find piecewise-linear approximations of multivariate continuous nonlinear functions, by ensuring a good trade-off between approximation accuracy and model complexity. The proposed (suboptimal) method is based on genetic programming and takes into account the circuit constraints concerning the lower bounds for the size of each domain region (called simplex) where a given nonlinear function is approximated linearly. As a benchmark example, we approximate the well-known HodgkinHuxley neuron model.

show abstract

Section: Discussionmentioning

confidence: 99%

A method based on a genetic algorithm to find PWL approximations of multivariate nonlinear functions

Linaro

Storace

2008

2008 IEEE International Symposium on Circuits and Systems (ISCAS)

Self Cite

View full text Add to dashboard Cite

show abstract

“…In [13] we presented a mixed-signal integrated simplicial circuit in a standard CMOS 0.5µm technology implementing PWAS functions with three inputs (n = 3), where each input can be either an analogue or a digital word coded with 8 bits precision. Nevertheless, the architecture is completely general and it can be extended to any number of inputs and to any precision.…”

Section: Digital Circuits Implementing Pwas Functionsmentioning

confidence: 99%

“…For instance, the integrated circuit in [13] has a simple structure and is a low power, small area solution, but it is characterized by a low throughput, i.e. high latency time.…”

Section: Comparisonsmentioning

confidence: 99%

Digital architectures implementing piecewise-affine functions: An overview

Poggi

Storace

2010

Proceedings of 2010 IEEE International Symposium on Circuits and Systems

Self Cite

View full text Add to dashboard Cite

In this paper we review and discuss digital circuit architectures implementing piecewise-affine (PWA) functions. These functions are defined over domains that are partitioned (either uniformly or non-uniformly) in polyhedral regions: each PWA function is linear in a polyhedral region. Different solutions, concerning both regular and non-regular domain partitions, are compared in terms of complexity and performances. Measurement results are provided for FPGA implementations. Two examples of control applications are described. On the overall, the goal of this paper is to provide a compact exposition of the state-of-the-art methods for the digital circuit implementation of PWA functions that is accessible to both experts and non-experts.

show abstract

“…In this paper we show experimental results of a digital circuit integrated in standard CMOS 0.5 μm technology, preliminarily presented in [14]. The circuit is based on the architecture [10] and implements 3-variate PWL functions.…”

Section: Introductionmentioning

confidence: 99%