2019
DOI: 10.1007/978-3-030-22354-0_40
|View full text |Cite
|
Sign up to set email alerts
|

A Simple Heterogeneous Redundant Design Method for Finite State Machines on FPGAs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

1
3
0

Year Published

2021
2021
2022
2022

Publication Types

Select...
1
1

Relationship

1
1

Authors

Journals

citations
Cited by 2 publications
(4 citation statements)
references
References 5 publications
1
3
0
Order By: Relevance
“…For the duplex redundant design, a large number of errors were overlooked in the homogeneous redundant designs DSP-DSP and LUT-LUT. This 5a) is almost consistent with the evaluation results for simple circuits described in RTL [2,13]. We also evaluated homogeneous TMR, which is commonly used for today's practical systems.…”
Section: Resultssupporting
confidence: 86%
See 3 more Smart Citations
“…For the duplex redundant design, a large number of errors were overlooked in the homogeneous redundant designs DSP-DSP and LUT-LUT. This 5a) is almost consistent with the evaluation results for simple circuits described in RTL [2,13]. We also evaluated homogeneous TMR, which is commonly used for today's practical systems.…”
Section: Resultssupporting
confidence: 86%
“…The difference is presumed to be caused by the common cause fault on this state machine in an overclocking environment. For the state machines, it has been suggested that diversification by encoding can increase the effectiveness of heterogeneous redundancy [13]. The default state encoding by Vivado HLS is 'one-hot,' and it does not have diversity with respect to the encoding of the redundant designs implemented in this work.…”
Section: Resultsmentioning
confidence: 99%
See 2 more Smart Citations