A SiGe BiCMOS D-Band LNA with Gain Boosted by Local Feedback in Common-Emitter Transistors

Filippi, Guglielmo De; Piotto, Lorenzo; Bilato, Andrea; Mazzanti, Andrea

doi:10.1109/rfic54547.2023.10186168

Cited by 2 publications

(1 citation statement)

References 12 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In effect, the quadrature precision between the I/Q branch has been improved across the entire Ka‐band, which is extremely beneficial to the performance improvement of the vector synthesis type phase shifter. Recently, the report 25 also used the similar inductor structure to boost amplifier gain in millimeter wave band.…”

Section: Iq Signal Generatormentioning

confidence: 99%

An integrated LNA‐phase shifter in 65 nm CMOS for Ka‐band phased‐array receivers

Liu,

Guo,

Han

et al. 2023

Circuit Theory & Apps

View full text Add to dashboard Cite

SummaryIn this paper, a vector‐sum phase shifter (VSPS) integrated with a wideband high‐gain low‐noise amplifier (LNA) for Ka‐band phased‐array receivers is presented. The digitally controlled VSPS based on the RF phase shifting architecture consists of a modified I/Q signal generator with additional inductor resonance and a programmable variable gain amplifier (VGA) based on Four 3 × 4 transistor arrays. Besides the reduced parasitic effect of the I/Q signal generator, an Equidistant Contraction Technology (ECT) is used in the VGA, to maintain higher phase shift accuracy of the VSPS. A multistage LNA with series inductor peaking is adopted to fulfill the flat wideband gain, where LC resonance networks are used as interstage matching to compensate for gain roll‐off at a higher frequency. Based on simulations in 65 nm CMOS technology, the presented LNA‐Phase shifter has achieved an average NF of 3.24–3.66 dB, and an average gain of 13.1–23.6 dB. Moreover, an RMS phase error of 1.1–12.6°, an RMS gain error of 4.2–5.6 dB, and an RMS magnitude error of 2.1–2.8 dB are maintained across 27–40 GHz, with a 360° phase shift coverage in steps of approximately 2.8125°. The chip consumes 16.83 mW from a 1.2 V supply voltage, and the occupied area is 0.65 mm2.

show abstract

Section: Iq Signal Generatormentioning

confidence: 99%