2012
DOI: 10.5402/2012/271836
|View full text |Cite
|
Sign up to set email alerts
|

A Short Historical Survey of Functional Hardware Languages

Abstract: Functional programming languages offer a high degree of abstractions and clean semantics, which are desirable for hardware descriptions. This short historical survey is about functional languages specifically created for hardware design and verification. It also includes those hardware languages or formalisms which are strongly influenced by functional programming style.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2015
2015
2021
2021

Publication Types

Select...
2
2
2

Relationship

0
6

Authors

Journals

citations
Cited by 8 publications
(2 citation statements)
references
References 51 publications
(53 reference statements)
0
2
0
Order By: Relevance
“…Several functional HDLs have been created over the decades; their high diversity is due to the complexity of hardware design. A historical survey that discusses these languages can be found in [22]. The language that we chose for our approach is Lava [23], which consists of a simple HDL embedded in the functional programming language Haskell.…”
Section: The Proposed Approachmentioning
confidence: 99%
“…Several functional HDLs have been created over the decades; their high diversity is due to the complexity of hardware design. A historical survey that discusses these languages can be found in [22]. The language that we chose for our approach is Lava [23], which consists of a simple HDL embedded in the functional programming language Haskell.…”
Section: The Proposed Approachmentioning
confidence: 99%
“…To improve the programmer experience by addressing limitations in algorithmic expressibility, and thereby to bridge the gap between software and hardware programming (which promotes the widespread adoption of FPGAs), a number of projects strive to develop language frameworks that raise the level of abstraction from HDLs (two comprehensive reviews are available in [33], [34]). Most of these frameworks opt to achieve one or both of the following two objectives: (i) automate code synthesizability (functional verification, netlist generation, translation and synthesis, mapping to FPGA resource requirements, place-and-route, timing analysis, bitstream generation) into something that resembles the compilation process in software languages; (ii) formalise ways of mapping a high-level algorithm (behavioural description) to some lowlevel description (register-transfer level or digital circuit).…”
Section: A Motivationmentioning
confidence: 99%