2021
DOI: 10.1109/tie.2020.2965470
|View full text |Cite
|
Sign up to set email alerts
|

A Reduced Series/Parallel Module for Cascade Multilevel Static Compensators Supporting Sensorless Balancing

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
6
0

Year Published

2021
2021
2023
2023

Publication Types

Select...
3
2
2
1

Relationship

2
6

Authors

Journals

citations
Cited by 29 publications
(6 citation statements)
references
References 25 publications
0
6
0
Order By: Relevance
“…PSC rotates states through all modules so that the modules get loaded similarly. Proper choice of the carrier sequence can furthermore exploit the opportunities of the parallel mode for charge balancing across modules as well as to reduce conduction loss [150,152]. Other modulation techniques are possible and described in the literature but are designed for the typically notably slower switching rates and output bandwidth (typically < 1,000 Hz) as common in power conversion applications and therefore often generate a substantially higher computational burden or lower-frequency distortion [153][154][155][156][157][158][159].…”
Section: + +mentioning
confidence: 99%
“…PSC rotates states through all modules so that the modules get loaded similarly. Proper choice of the carrier sequence can furthermore exploit the opportunities of the parallel mode for charge balancing across modules as well as to reduce conduction loss [150,152]. Other modulation techniques are possible and described in the literature but are designed for the typically notably slower switching rates and output bandwidth (typically < 1,000 Hz) as common in power conversion applications and therefore often generate a substantially higher computational burden or lower-frequency distortion [153][154][155][156][157][158][159].…”
Section: + +mentioning
confidence: 99%
“…PSC rotates states through all modules so that the modules get loaded similarly. Proper choice of the carrier sequence can furthermore exploit the opportunities of the parallel mode for charge balancing across modules as well as to reduce conduction loss [147,149]. Other modulation techniques are possible and described in the literature but are designed for the typically notably slower switching rates and output bandwidth (typically <1000 Hz) as common in power conversion applications and therefore often generate a substantially higher computational burden or lower-frequency distortion [150][151][152][153][154][155][156].…”
Section: Control and Balancingmentioning
confidence: 99%
“…To be specific, keep the additional switches (i.e., Sx5 and Sx6) on, the submodules that are not adjacent can also be connected in parallel, as long as their diagonal switches (e.g., Si1, Si4 and S(i+2)1, S(i+2)4) remain on. The ability of parallelization across submodules enables a further improvement of system efficiency [89], [94]. However, submodules alternate in this case.…”
Section: B Removal Of Redundant Active Switchesmentioning
confidence: 99%
“…Already with moderate switching, the inductors can be in the low microhenry range. Parasitic inductances of the module interconnections enhanced with ferrite cores have been demonstrated as effective [94].…”
Section: Interlinking Inductorsmentioning
confidence: 99%