“…Perhaps the most common computer vision algorithm implemented using FPGAs is that of stereo disparity estimation [6,28,19,30,8,13]. The PARTS reconfigurable computer [28] consists of a 4 × 4 array of mesh-connected FPGAs with a maximum total number of about 35,000 4-input LUTs.…”