2017
DOI: 10.1117/12.2258133
|View full text |Cite
|
Sign up to set email alerts
|

A random generation approach to pattern library creation for full chip lithographic simulation

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2022
2022
2022
2022

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 1 publication
0
1
0
Order By: Relevance
“…The monitor points for inspection and finds sensitive design structures that are produced by analyzing statistical design data [60] . A scoring system is utilized to categorize randomly generated patterns and filters out the yield of problematic patterns [61] . Lastly, the LFD check is a necessary verification before a tape-out at the 14 nm technology node and beyond.…”
Section: Hotspot Detection In the Verification Stages Of The Physical Designmentioning
confidence: 99%
“…The monitor points for inspection and finds sensitive design structures that are produced by analyzing statistical design data [60] . A scoring system is utilized to categorize randomly generated patterns and filters out the yield of problematic patterns [61] . Lastly, the LFD check is a necessary verification before a tape-out at the 14 nm technology node and beyond.…”
Section: Hotspot Detection In the Verification Stages Of The Physical Designmentioning
confidence: 99%