Design, Automation and Test in Europe
DOI: 10.1109/date.2005.31
|View full text |Cite
|
Sign up to set email alerts
|

A Probabilistic Collocation Method Based Statistical Gate Delay Model Considering Process Variations and Multiple Input Switching

Help me understand this report
View preprint versions

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
8
0

Publication Types

Select...
4
2
2

Relationship

0
8

Authors

Journals

citations
Cited by 28 publications
(8 citation statements)
references
References 10 publications
0
8
0
Order By: Relevance
“…The term "Homogeneous Chaos" was first defined by Wiener [5] as the span of Hermite polynomials of a Gaussian process, and then extended to a more general concept as polynomial chaos, which has been introduced to the circuit analysis first by J. Wang for solving a stochastic ODE problem in interconnect analysis [6] and a stochastic function approximation problem in delay modeling [7]. In this paper, we propose a more efficient Spectral Stochastic Collocation method based on Homogeneous Chaos to solve the stochastic PDE problem in the variation-aware parasitic extraction of on-chip interconnects.…”
Section: Introductionmentioning
confidence: 99%
“…The term "Homogeneous Chaos" was first defined by Wiener [5] as the span of Hermite polynomials of a Gaussian process, and then extended to a more general concept as polynomial chaos, which has been introduced to the circuit analysis first by J. Wang for solving a stochastic ODE problem in interconnect analysis [6] and a stochastic function approximation problem in delay modeling [7]. In this paper, we propose a more efficient Spectral Stochastic Collocation method based on Homogeneous Chaos to solve the stochastic PDE problem in the variation-aware parasitic extraction of on-chip interconnects.…”
Section: Introductionmentioning
confidence: 99%
“…Second order Hermite polynomials are sufficient in practice. The coefficients cj can be determined using the stochastic collocation method [5], [15]. Using Equation (8), the delay of a logic gate at time t can then be expressed as follows.…”
Section: B Considering Process Variations In Nbti Aging Modelingmentioning
confidence: 99%
“…Due to fabrication-induced process variations, the NBTI aging process and its impact on circuit timing become a random process. To model NBTI-induced aging under process variation, we apply the stochastic collocation method, which was originally proposed to model the gate delay under uncertainty [15]. Considering a set of process parameters as a random variable vector with normal distribution…”
Section: B Considering Process Variations In Nbti Aging Modelingmentioning
confidence: 99%
See 1 more Smart Citation
“…PCE [9,10], probabilistic collocation method [11,12], and KLE [9,13,14] have been utilized to illustrate random processes in porous media. This method is applied to decompose the solution to Boussinesq equations for the velocity, density, and pressure elds [15].…”
Section: Introductionmentioning
confidence: 99%