2016
DOI: 10.1587/elex.13.20160990
|View full text |Cite
|
Sign up to set email alerts
|

A priority-based selective bit dropping strategy to reduce DRAM and SRAM power in image processing

Abstract: By adopting the human visual system property, a priority-based selective bit dropping strategy to reduce DRAM (Dynamic Random Access Memory) and SRAM (Static Random Access Memory) power consumption is presented in this paper. The tradeoff between power consumption and output quality is explored as well. During the data flow in image processing, the original image data are first processed with our proposed strategy, from which the number of bit-'1' in lower part of each pixel is reduced. Then the approximate da… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2019
2019
2022
2022

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(3 citation statements)
references
References 15 publications
0
3
0
Order By: Relevance
“…The approach showed to be interesting since cells can be completely powered off or even omitted. 4,25,26 The dropped bitlines correspond to a certain number of LSBs in each word, since the impact of errors is exponentially lower for smaller bit weights. This can be paired with the consideration that in many applications, such as machine learning, big data and multimedia, the quality is defined essentially by the MSBs.…”
Section: Bit Dropping Fault Modelmentioning
confidence: 99%
See 1 more Smart Citation
“…The approach showed to be interesting since cells can be completely powered off or even omitted. 4,25,26 The dropped bitlines correspond to a certain number of LSBs in each word, since the impact of errors is exponentially lower for smaller bit weights. This can be paired with the consideration that in many applications, such as machine learning, big data and multimedia, the quality is defined essentially by the MSBs.…”
Section: Bit Dropping Fault Modelmentioning
confidence: 99%
“…The technique is independent of technology and can be applied to both SRAM and DRAM memory circuits. 25 For SRAM memory cells the precharge circuit of the selected LSBs is disabled during read and write operations. This approach is quite different from the traditional dual V DD scheme where the supply voltage of both precharge circuits and bitcells of the selected columns is reduced to a lower value.…”
Section: Bit Dropping Fault Modelmentioning
confidence: 99%
“…It offers an efficient solution for the memory's power/thermal problems based on CMOS building blocks and circuits. Adaptive body bias technique is efficient for controlling the power dissipation and temperatures of memory systems for both SRAM and DRAM units [3].…”
Section: Introductionmentioning
confidence: 99%