A pre-search assisted ILP approach to analog integrated circuit routing

Abstract

The routing of analog integrated circuits (IC) has long been a challenge due to numerous constraints (such as symmetry and topology-matching) that matter for overall circuit performance. Existing automatic analog IC routing algorithms can be broadly categorized into two approaches: sequential approach that heuristically routes one net after another and constructive ILP (Integer Linear Programming). The former approach is usually fast but may miss opportunities of finding good solutions. The constructive ILP provides optimal solutions but can be very time consuming. We propose a simple yet efficient method that combines the advantages of both existing approaches. First, sequential routing is performed to obtain a set of candidate routing paths for each net. Then, an ILP is applied to commit each net to only one of its candidate routes. Experiments on two op-amp designs show that the post-layout performance (such as gain and phase margin) from our method is close to that of manual design. Our method also outperforms a previous work of automated analog IC routing. as warm encouragement throughout this research project. He was always patient, kind and helpful whenever I had questions on my academic life. I could not have completed this thesis and know this wondrous physical design without his guidance and generous support. I also would like to thank Dr. Peng Li and Dr. Anxiao Jiang for being my committee members, and for their suggestions on this research. Especially, I would like to thank my family for their ceaseless support, encouragement and endless love. Without which I would never able to complete my master degree so smoothly. Last but not least, thanks to all my friends and colleagues who accompany with me these years, and also the department faculty and staff for giving me a warm and kind environment during my life at Texas A&M University.

Analog Integrated Circuit Routing Techniques: An Extensive Review

“…Torabi and Zhang (2016) took a similar approach [150] and later enhanced it with a post-processing step attempting to mitigate electromigration effects [151][152]. [153] simplified the problem by constructing a priori high-quality routes for individual nets using a SPfG. Afterward, the ILP is used to commit each net to only one of its candidate routes, designated by the pre-assisted ILP approach.…”

Fully-Autonomous SoC Synthesis Using Customizable Cell-Based Analog and Mixed-Signal Circuits Generation

“…The results from aux-cell generation include the netlist, layout, timing library, and other files required to proceed with conventional synthesis and APR. Presently, the layouts for the aux-cells are manually created, however, there is an expanding array of tools [4][5][6] for layout automation that show promising results. The template-based methodology for creating auxcells enhances process-portability and significantly cuts down on design time.…”

ALIGN: A System for Automating Analog Layout

“…There have been several prior efforts to automate analog layout synthesis [1]- [7], but these methods are not widely deployed in tools today. Some methods address limited classes of designs; others cannot be tuned to handle a wide enough set of variants of the same design class.…”