2004
DOI: 10.1109/tim.2004.823317
|View full text |Cite
|
Sign up to set email alerts
|

A Practical Self-Calibration Scheme Implementation for Pipeline ADC

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
7
0
1

Year Published

2006
2006
2015
2015

Publication Types

Select...
6
2

Relationship

0
8

Authors

Journals

citations
Cited by 22 publications
(8 citation statements)
references
References 9 publications
0
7
0
1
Order By: Relevance
“…The stage amplifier can hardly be optimized to simultaneously have a short settling time and an accurate gain [4]. Additional error sources include the amplifier's gain bandwidth product, the finite dc gain, interstage reference mismatch, and clock jitter [5]. These errors translate into faulty transition levels that deviate from the ideal ones, in addition to a gain and offset compared with an ideal transfer curve.…”
Section: A Pipelined Adcsmentioning
confidence: 99%
“…The stage amplifier can hardly be optimized to simultaneously have a short settling time and an accurate gain [4]. Additional error sources include the amplifier's gain bandwidth product, the finite dc gain, interstage reference mismatch, and clock jitter [5]. These errors translate into faulty transition levels that deviate from the ideal ones, in addition to a gain and offset compared with an ideal transfer curve.…”
Section: A Pipelined Adcsmentioning
confidence: 99%
“…Examples of simple products are programmable and trimmable amplifiers, such as Advanced Linear Devices ALD2724E/ ALD2724 which allows offset trimming by EEPROM technology [12] and Analog Devices AD8555, which achieves trimming by an on-chip D/A-converter [13]. More complex circuits can be found, e.g., in Provost and Sanchez-Sinencio [14] and Gulati and Lee [15]. Aspects of rapid-prototyping as well as trimming requirements by programmable or reconfigurable structures are incorporated in Field-Programmable-Analog-Arrays (FPAA) [16].…”
Section: Survey Of Adaptive Electronicsmentioning
confidence: 99%
“…The histogram approach includes initially the excitation of an m-bit ADC with a ramp signal in order to get the initial 2 m outputs and then the ramp signal is shifted up to retrieve another set of 2 m outputs [4]. The differences between the corresponding values are used for the estimation of the INL/DNL error [5] [6]. The DNL linearity errors can be corrected by signed error correcting factors that are stored in large look up tables.…”
Section: Introductionmentioning
confidence: 99%