2002
DOI: 10.1109/tmtt.2002.805195
|View full text |Cite
|
Sign up to set email alerts
|

A peeling algorithm for extraction of the HBT small-signal equivalent circuit

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
26
0

Year Published

2005
2005
2020
2020

Publication Types

Select...
5
2

Relationship

0
7

Authors

Journals

citations
Cited by 52 publications
(27 citation statements)
references
References 18 publications
0
26
0
Order By: Relevance
“…Compared to the standard topology, a more detailed intrinsic Tmodel equivalent circuit is used (i.e., adding C bcon , r bc , r ci ) to highlight the distribute nature of the base [38], HBT circuit no. 4: topology applied to on-wafer InP/GaInAs HBTs designed for the millimeter-wave range [39]. In this topology, C pcei , R bc , and C pbc are added, while removing C bcp , to simplify the intrinsic equivalent-circuit parameter extraction [39], HBT circuit no.…”
Section: A Transistor Equivalent Circuit Librarymentioning
confidence: 99%
See 2 more Smart Citations
“…Compared to the standard topology, a more detailed intrinsic Tmodel equivalent circuit is used (i.e., adding C bcon , r bc , r ci ) to highlight the distribute nature of the base [38], HBT circuit no. 4: topology applied to on-wafer InP/GaInAs HBTs designed for the millimeter-wave range [39]. In this topology, C pcei , R bc , and C pbc are added, while removing C bcp , to simplify the intrinsic equivalent-circuit parameter extraction [39], HBT circuit no.…”
Section: A Transistor Equivalent Circuit Librarymentioning
confidence: 99%
“…4: topology applied to on-wafer InP/GaInAs HBTs designed for the millimeter-wave range [39]. In this topology, C pcei , R bc , and C pbc are added, while removing C bcp , to simplify the intrinsic equivalent-circuit parameter extraction [39], HBT circuit no. 5: topology applied to Si/SiGe HBTs [40].…”
Section: A Transistor Equivalent Circuit Librarymentioning
confidence: 99%
See 1 more Smart Citation
“…Most of pad deembedding methods without dummy pads depend upon the junction capacitance behavior in the SPICE model to extract pad parasitic capacitance by graphically determining the y-axis intersection of varying capacitance vs. a swept bias. However, this extraction technique can result in unreliable and uncertain values in the case of a high speed HBT especially designed with a small collector thickness to improve its speed [7]. Because of nonideal measurements and the thin epitaxial layers, it is very difficult to determine a straight line as described in other papers [3,8].…”
Section: Introductionmentioning
confidence: 99%
“…In recent years, much effort has been devoted to analytical approaches of HBT equivalent-circuit parameter extraction [1][2][3][4][5][6]. Many closed-form representations of intrinsic circuit elements have been derived for direct extraction of equivalent-circuit elements [3][4][5][6].…”
Section: Introductionmentioning
confidence: 99%