A parallel interleaver design for IDMA systems

Wu, Shuang; Chen, Xiang; Zhou, Shidong

doi:10.1109/wcsp.2009.5371716

Cited by 19 publications

(15 citation statements)

References 7 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Therefore, the relation between input sequence and output sequence of interleaver becomes minimum as it is possible as. In the literature, there are various studies about interleaver design for IDMA system [4][5][6][7][8]. In [4], Wu et al designed a new interleaver which is called 'power-interleaver' for IDMA systems.…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

A new approach to random interleavers for traditional IDMA systems

Bilim

Kapucu

Develı

2012

2012 IEEE Symposium on Computers and Communications (ISCC)

View full text Add to dashboard Cite

In an interleave-division multiple access (IDMA) system, interleavers have a crucial role for the system performance. This paper presents a new approach to random interleavers for traditional IDMA systems. The proposed interleaver uses a random variable which is defined by Rayleigh distribution for mapping. Simulation results demonstrate that the proposed interleaver approach improves the bit-error rate (BER) performance of the IDMA systems.

show abstract

Section: Introductionmentioning

confidence: 99%

“…In [6,7], IDMA system using tree based interleavers was investigated. Wu et al carried out parallel interleaver design for IDMA [8].…”

Section: Introductionmentioning

confidence: 99%

A new approach to random interleavers for traditional IDMA systems

Bilim

Kapucu

Develı

2012

2012 IEEE Symposium on Computers and Communications (ISCC)

View full text Add to dashboard Cite

show abstract

“…As for related researches, parallel interleaver to increase a throughput of user detection processing [6] and interference cancellation architecture in partition spread CDMA (PS-CDMA) [7] have been presented. The interference cancellation of IDMA is similar to that of PS-CDMA.…”

Section: Introductionmentioning

confidence: 99%

Hardware implementation of an interference canceller for IDMA wireless communications

Yoshizawa

Hatakawa

Matsumoto

et al. 2013

2013 International Symposium on Intelligent Signal Processing and Communication Systems

View full text Add to dashboard Cite

Due to the increasing demand for machine-tomachine (M2M) communication, a wireless system which realizes simultaneous communication of small-sized packets for a large number of users is requested. Interleave division multiple access (IDMA) is known to have superior user detection performance in communication with a large number of users. This paper reports the hardware implementation of an interference canceller for IDMA communication systems. The conventional architecture suffers from low utilization efficiency in interleaving/deinterleaving. The proposed architecture improves the utilization efficiency by applying dual frame processing in the interference canceller. The proposed architecture has reduced circuit area and power dissipation by 25% and 41%, respectively.

show abstract

“…One limiting factor in the interleavers proposed in [1]- [5] is that they can only support sequential processing, without facing the risk of memory addressing collisions. This issue is resolved in [6], where a parallel interleaver design is proposed. The design allows the interleaving process to be parallelized by M processors without any risk of memory collision.…”

Section: Introductionmentioning

confidence: 99%

“…[4]. In [6], system performance for an uncoded system was presented, when using the parallel interleaver design. In this paper, we extend and verify these results by considering two different coded systems.…”

Section: Introductionmentioning

confidence: 99%

Coded IDMA system performance with parallel interleavers

Hammarberg

Chen

et al. 2010

2010 Wireless Advanced 2010

Self Cite

View full text Add to dashboard Cite

In this paper we evaluate the use of parallel interleavers for user separation in coded IDMA systems. The parallel interleavers have previously been evaluated for uncoded systems, and we here present extended results for the coded case. The new results are important for real systems, as they will most likely use performance enhancing channel coding. The parallel interleavers are designed to remove the risk of memory access collision during interleaving. These problems may occur when the interleaving process is being parallelized in order to support parallel processing at the decoder. The results show that the degree of parallelization in the interleaver design has an insignificant effect on the considered coded system performance. Furthermore, our results also show that the use of parallel interleavers gives a performance that is similar to that obtained when using random interleavers.

show abstract

A parallel interleaver design for IDMA systems

Cited by 19 publications

References 7 publications

A new approach to random interleavers for traditional IDMA systems

A new approach to random interleavers for traditional IDMA systems

Hardware implementation of an interference canceller for IDMA wireless communications

Coded IDMA system performance with parallel interleavers

Contact Info

Product

Resources

About