A Novel Three-Phase Software Phase-Locked Loop

Phipps,; Harrison,

doi:10.1109/epepemc.2006.4778394

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2016

Publication Types

Select...

Article1

Other1

Relationship

Self Cite0

Independent2

Authors

Journals

Cited by 2 publications

References 6 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

Grid Synchronization Phase-Locked Loop Strategy for Unbalance and Harmonic Distortion Conditions

Chaoui

Okoye

Khayamy

2016

J Control Autom Electr Syst

View full text Add to dashboard Cite

The synthesis, design and analysis of a threephase phase-locked loop (PLL) algorithm under grid voltage uncertainties is presented. Unlike other techniques, the proposed strategy is simple but yet, robust against unbalanced and distorted voltage conditions. The method does not rely on the symmetry of the three-phase voltages, like conventional PLL implementation techniques. Under phase lock, the reference voltage and the output voltage are in synchronism, hence they cross the zero axis at the same time. The proposed PLL implementation exploits this fact, by counting the difference between the zero crossing times of the grid voltage and the output voltage waveform, and generating an error signal proportional to this difference. This error is fed into a PI regulator which forces it to zero over time. The proposed algorithm is compared against two popular PLL techniques. Simulation and experimental results show better performance of the proposed PLL implementation in unbalanced grid voltage conditions.

show abstract