A novel mutli-cores MCU architecture based on data flow computing

Xu, Meihua; Yu, F. Richard; Bin, Zhuo

doi:10.1109/iccda.2010.5541503

Cited by 1 publication

(2 citation statements)

References 11 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…3. ), detail presentation is in reference [3]. DFF is a novel architecture for the MCU and the architecture consists of PEs (called resources in the architecture) which can work simultaneously at the certain condition, an interconnection network-SWITCH which is a 6×6 on chip interconnect module utilizes scheduling algorithm iSLIP, and DFM (Fig.…”

Section: The Goals and Architecturementioning

confidence: 99%

“…Among them the multi-cores and data flow architecture are more suitable for parallel computing and low power consumption. Reference [3] introduces a kind of above architecture, and the architecture is called DFF (Data Flow driven on Function-level) which will be proposed as the target architecture of the ladder diagram to be compiled toward in the paper.…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

A Compiler for Ladder Diagram to Multi-Core Dataflow Architecture

Guo

Ran

Bin

et al. 2012

AMR

View full text Add to dashboard Cite

Multi-core and dataflow architecture recently researched on parallel computing can well satisfy the requirement of high-performance for PLC processors handling program by exploiting parallelism in the program. But the compiler translating the ladder diagram program into the instructions of the architecture has not been yet developed. For the problem, the paper presents a compiler aiming at editing a ladder diagram which is one of programming languages of PLC and then compiling it into instructions of multi-core function-level dataflow architecture. The compiler takes row doubly linked list as internal representation of a ladder diagram, and logic binary tree as intermediate representation during the process of compiling according to similarity of the binary tree to function-level dataflow graph, written in java.

show abstract

Section: The Goals and Architecturementioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%