2014
DOI: 10.1109/itec-ap.2014.6940985
View full text
|
|
Share
Guo Jing, Gong Xuegeng, Feng Zhao, Xuhui Wen

Abstract: It is necessary to insert a switching delay time in pulse width modulation(PWM) voltage-fed inverters to avoid the short through of phase bridge. This causes well known dead time effect which distorts the output voltage and current. This paper puts forward a new three-level dead-time compensation method, which compensates dead time, turn on and off delay and forward voltage drop.A three-level inverter hardware platform was built based on FPGA and DSP, and the relevant experiment has been done on the 30kW thre…

expand abstract