A new high-speed optical transceiver for data transmission at the LHC experiments

Drake, G.; Paramonov, A.; Underwood, D. G.

doi:10.1088/1748-0221/9/01/c01059

Cited by 2 publications

(1 citation statement)

References 8 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Two modulator-based QSFP+ modules are used for communication to provide radiation tolerance [6] and redundancy, each conveying four 4.8 Gb/s down-links for clock synchronization and configuration, and four 10 Gbps uplinks for data and monitoring. The logic is implemented in Kintex-7 FPGAs [7] with elaborate error mitigation techniques to be able to recover from radiation-induced errors.…”

Section: Introductionmentioning

confidence: 99%

Reliable and Redundant FPGA Based Read-Out Design in the ATLAS TileCal Demonstrator

Akerstedt

Muschter

Drake

et al. 2015

IEEE Trans. Nucl. Sci.

View full text Add to dashboard Cite

On behalf of the ATLAS TileCal collaboration Abstract-The Tile Calorimeter at ATLAS [1] is a hadron calorimeter based on steel plates and scintillating tiles read out by PMTs. The current read-out system uses standard ADCs and custom ASICs to digitize and temporarily store the data on the detector. However, only a subset of the data is actually read out to the counting room.The on-detector electronics will be replaced around 2023. To achieve the required reliability the upgraded system will be highly redundant. Here the ASICs will be replaced with Kintex-7 FPGAs from Xilinx. This, in addition to the use of multiple 10 Gbps optical read-out links, will allow a full read-out of all detector data.Due to the higher radiation levels expected when the beam luminosity is increased, opportunities for repairs will be less frequent. The circuitry and firmware must therefore be designed for sufficiently high reliability using redundancy and radiation tolerant components.Within a year, a hybrid demonstrator including the new readout system will be installed in one slice of the ATLAS Tile Calorimeter. This will allow the proposed upgrade to be thoroughly evaluated well before the planned 2023 deployment in all slices, especially with regard to long term reliability.Different firmware strategies alongside with their integration in the demonstrator are presented in the context of high reliability protection against hardware malfunction and radiation induced errors.

show abstract

Section: Introductionmentioning

confidence: 99%

Reliable and Redundant FPGA Based Read-Out Design in the ATLAS TileCal Demonstrator

Akerstedt

Muschter

Drake

et al. 2015

IEEE Trans. Nucl. Sci.

View full text Add to dashboard Cite

show abstract

Reliable and redundant FPGA based read-out design in the ATLAS TileCal demonstrator

Akerstedt

Muschter

Drake

et al. 2014

2014 19th IEEE-NPSS Real Time Conference

View full text Add to dashboard Cite

Abstract-The Tile Calorimeter at ATLAS [1] is a hadron calorimeter based on steel plates and scintillating tiles read out by PMTs. The current read-out system uses standard ADCs and custom ASICs to digitize and temporarily store the data on the detector. However, only a subset of the data is actually read out to the counting room.The on-detector electronics will be replaced around 2023. To achieve the required reliability the upgraded system will be highly redundant. Here the ASICs will be replaced with Kintex-7 FPGAs from Xilinx. This, in addition to the use of multiple 10 Gbps optical read-out links, will allow a full read-out of all detector data.Due to the higher radiation levels expected when the beam luminosity is increased, opportunities for repairs will be less frequent. The circuitry and firmware must therefore be designed for sufficiently high reliability using redundancy and radiation tolerant components.Within a year, a hybrid demonstrator including the new readout system will be installed in one slice of the ATLAS Tile Calorimeter. This will allow the proposed upgrade to be thoroughly evaluated well before the planned 2023 deployment in all slices, especially with regard to long term reliability.Different firmware strategies alongside with their integration in the demonstrator are presented in the context of high reliability protection against hardware malfunction and radiation induced errors.

show abstract

A new high-speed optical transceiver for data transmission at the LHC experiments

Cited by 2 publications

References 8 publications

Reliable and Redundant FPGA Based Read-Out Design in the ATLAS TileCal Demonstrator

Reliable and Redundant FPGA Based Read-Out Design in the ATLAS TileCal Demonstrator

Reliable and redundant FPGA based read-out design in the ATLAS TileCal demonstrator

Contact Info

Product

Resources

About