2020
DOI: 10.1016/j.mejo.2019.104659
|View full text |Cite
|
Sign up to set email alerts
|

A new g-boosting design technique for wideband inductorless low-noise transconductance amplifiers

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
2
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
5

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(6 citation statements)
references
References 11 publications
0
2
0
Order By: Relevance
“…Direct G m -enhanced techniques utilize additional devices that control the current passing through the devices to increase the total G m . Examples include adaptive current mirrors [7], negative gain stage [25], and g m -boosting amplifiers [26,27]. Direct g m -boosting techniques generally require additional circuitry with active devices to control the current or amplify the signals.…”
Section: Differential G M -Enhancement Techniquementioning
confidence: 99%
“…Direct G m -enhanced techniques utilize additional devices that control the current passing through the devices to increase the total G m . Examples include adaptive current mirrors [7], negative gain stage [25], and g m -boosting amplifiers [26,27]. Direct g m -boosting techniques generally require additional circuitry with active devices to control the current or amplify the signals.…”
Section: Differential G M -Enhancement Techniquementioning
confidence: 99%
“…The proposed PGCLNA circuit is depicted schematically in figure 1. The circuit utilizes the g m boosting [14] along with current reuse techniques [15] to accomplish programmable gain control. The PGCLNA consists of two stages: one for programming the gain by considering the received signal power while the other for tuning the gain at the desired frequency range.…”
Section: Circuit Descriptionmentioning
confidence: 99%
“…M 4 -M 6 transistors and load resistor R 1 form the gain splitting stages, connected to the gate of g m boosting transistor M 3 , providing negative feedback gain. The amplified signal applies at the source of M 3 and the gates of M 4 -M 6 at node V 1 , where negative voltage gain is applied to increase the voltage difference across the source and gate of M 3 [14]. The consequence is a boost in transconductance through the application of negative gain on M 3 .…”
Section: Circuit Descriptionmentioning
confidence: 99%
See 1 more Smart Citation
“…The simplest structure of the buffer level is the source follower (SF) [4] , which is shown in Figure 1. Under the premise of negligent bulk effect, it can provide the output impedance of 1/g m [5] , which is relatively small compared with the drain-source resistance r o of MOS transistors, but with the further improvement of integration requirements, the size of MOS transistors is decreasing as well. Under the existing 3.3 V application conditions, the transconductance energy of most non-input MOS transistors is as low as 100 uS, so the value of 1/g m1 is also up to 10 kΩ.…”
Section: Introductionmentioning
confidence: 99%