A New CMOS Topology for Low-Voltage Null Convention Logic Gates Design

Extended Boolean algebra for asynchronous quasi‐delay‐insensitive logic

“…A threshold gate with hysteresis (NCL or NCL+) could be implemented in many different ways, including dynamic, semi‐static, static and differential structures [26, 29]. Likewise, every truth tuple could be implemented in those structures.…”