A New Asymmetric Multilevel Inverter With Reduced Number of Components

Summary In this paper, a new multilevel inverter topology is proposed for both symmetric and asymmetric configurations. The basic unit of the proposed topology consists of eight switches and three dc sources. In addition to this, the cascaded connection of the proposed topology is presented with various combinations of dc source values. The proposed topology is compared with other recent multilevel inverter topologies in terms of a number of power components and cost. To validate the performance of the proposed topology, the MATLAB/Simulink software is used, and results are discussed. Further, the prototype hardware is developed, and experimental waveforms are captured. The results of both simulation and experimental are presented, and it has a good agreement in terms of total harmonic distortion and dynamic performance for various loads.

Section: Comparison Of Proposed 11‐level and Other Topologiesmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

Modified “K”‐type multilevel inverter topology with reduced switches, DC sources, and power loss

Selvaraj¹,

Kumaresan

Ali

2020

“…To show the features of proposed extended and cascaded topology, a comparative study is carried out with presented topologies in References . The number of switches and blocking voltages are most important parameter to indicate the performance of multilevel inverter.…”

Section: Comparative Studymentioning

confidence: 99%

“…In this article, the non‐isolated DC source is used and all the switches are bidirectional switches, which are more suitable for high RB‐IGBT, but the number of IGBTs count is doubled. Other topologies are proposed with a reduction of DC sources and switches.…”

Section: Introductionmentioning

confidence: 99%

“…However, this topology requires a number of switches and DC sources . In Reference , a new topology is proposed for a higher number of voltage level generation with reduced number of DC sources and switches, but this topology requires H‐bridge circuit for odd voltage level in the output, which increases the total blocking voltage of the inverter. The application of DC link capacitor is a best method to reduce the number of DC sources as presented in Reference .…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

A novel cross-connected multilevel inverter topology for higher number of voltage levels with reduced switch count

Prem¹,

Sugavanam

Abubakar³

et al. 2020

Summary A new basic unit of 25‐level asymmetric multilevel inverter topology is proposed in this article. The extended and cascaded topologies are developed to increase the output voltage level. Furthermore, to determine the magnitude of DC source values in each unit, two algorithms are presented. The proposed extended and cascaded structures are compared with other recent and conventional multilevel inverter topologies in terms of a number of DC sources, blocking voltage on the switches and cost of the inverter. The performance of the proposed topology is validated through the MATLAB/Simulink tool and laboratory setup for 25‐level output. The dynamic performances of proposed topology is confirmed with different loading conditions and their results are presented.

A novel 19L hybrid multilevel inverter system synthesizes reduced number of switches for hybrid renewable energy applications

Hassan

Yang

Chen

2021

This paper presents a novel hybrid Multilevel Inverter (MLI) system. This hybrid system consisted of a nine-Level MLI unit that is connected back to back with a developed H-Bridge unit. The combination synthesizes only 10 power switches, two diodes, and four DC supplies to generate an output voltage waveform with 19 steps. The high number of steps in the output voltage helps produce a fine output waveform and more close to the sinusoidal shape with a small amount of THD. Also, it reduces the voltage stress across the switches and gives it a long lifetime, which brings more reliability. Moreover, the system synthesizes a reduced number of switches, which reduces the power losses and achieves high efficiency, and ensures small size and low cost for the proposed system. For amplifying the output power level, the paper presents two scenarios for the system expansion; both the scenarios achieve good