2017
DOI: 10.1049/iet-cds.2016.0041
|View full text |Cite
|
Sign up to set email alerts
|

A new approach for designing compressors with a new hardware‐friendly mathematical method for multi‐input XOR gates

Abstract: This study presents a new scalable mathematical approach for designing compressors with any arbitrary number of inputs using multi-input threshold gates, behaving as exclusive-OR (XOR). This study relates the theoretical concept to hardware implementation. The methodology is exploited for 3:2, 7:3, and 15:4 compressors, and then implemented by using input capacitors (or resistors) and threshold detectors. The transistor-level realisation of 3:2 and 7:3 compressors is simulated by using Synopsys HSPICE and 32 n… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2018
2018
2024
2024

Publication Types

Select...
5

Relationship

1
4

Authors

Journals

citations
Cited by 6 publications
(3 citation statements)
references
References 31 publications
0
3
0
Order By: Relevance
“…The CAD tool electric [37] and the library mocmos‐cn [38, 39] are utilised to create circuit layouts, which is an independent technology library, defining λ‐based rules. Equation (24) [40] can compute the transistor width of CNFETs, where Wmin represents minimum width of the gate, and pitch indicates the distance between the centres of two adjacent CNTs. Figs.…”
Section: Simulation Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…The CAD tool electric [37] and the library mocmos‐cn [38, 39] are utilised to create circuit layouts, which is an independent technology library, defining λ‐based rules. Equation (24) [40] can compute the transistor width of CNFETs, where Wmin represents minimum width of the gate, and pitch indicates the distance between the centres of two adjacent CNTs. Figs.…”
Section: Simulation Resultsmentioning
confidence: 99%
“…To estimate the overhead occupied with input capacitor arrays in CTL circuits, the total width of CTL cells is calculated (23), as a reasonable approximate criterion of area competence [9] (Table 5). Transistor width of CNFETs can be calculated by (24) [40], where Wmin is the minimum width of the gate, and pitch is the distance between the centres of two adjacent CNTs. Further, Table 5 displays how much percentage of the area will be occupied by capacitors.…”
Section: Simulation Resultsmentioning
confidence: 99%
“…The theoretical model of density functional theory (DFT) and non‐equilibrium Green's function (NEGF) dependent all‐carbon spin based basic logic gates were proposed using spin‐polarised current with zigzag graphene nanoribbon [17]. Mathematical model was proposed to design compressor circuit with multi‐input Ex‐OR gate [18]. Adenine‐thymine based bio‐molecular p‐i‐n FET was designed by electrical doping [19].…”
Section: Introductionmentioning
confidence: 99%