Proceedings of the Conference on Design, Automation and Test in Europe 2000
DOI: 10.1145/343647.343794
|View full text |Cite
|
Sign up to set email alerts
|

A new approach for computation of timing jitter in phase locked loops

Abstract: A new method for computation of timing jitter in a PLL is proposed. The computational method is based on the representation of the circuit as a linear time-varying system with modulated stationary noise models, spectral decomposition of stochastic process and decomposition of noise into orthogonal components i. e. phase and amplitude noise. The method is illustrated by examples of jitter computation in PLLs.Eyt () 2

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2019
2019
2019
2019

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 12 publications
0
1
0
Order By: Relevance
“…The method is based on the presentation of a circuit as linear time-varying (LTV) system and uses the spectral decomposition of noise stochastic process [9,12,13].…”
Section: Methodsmentioning
confidence: 99%
“…The method is based on the presentation of a circuit as linear time-varying (LTV) system and uses the spectral decomposition of noise stochastic process [9,12,13].…”
Section: Methodsmentioning
confidence: 99%