A nano-scale reconfigurable mesh with spin waves

Eshaghian‐Wilner, Mary Mehrnoosh; Khitun, A.; Navab, Shiva; Wang, Kang

doi:10.1145/1128022.1128033

Cited by 14 publications

(9 citation statements)

References 7 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…For instance, researchers are investigating spin waves [16]. Unlike conventional circuitry such as CMOS that transmits signals electrically, spin-wave technology transmits signals as propagating disturbances in the ordering of magnetic materials.…”

Section: Applicable Technologiesmentioning

confidence: 99%

Logic Synthesis for Switching Lattices

Altun

Riedel

2012

IEEE Trans. Comput.

149

View full text Add to dashboard Cite

This paper studies the implementation of Boolean functions by lattices of four-terminal switches. Each switch is controlled by a Boolean literal. If the literal takes the value 1, the corresponding switch is connected to its four neighbors; else it is not connected. A Boolean function is implemented in terms of connectivity across the lattice: it evaluates to 1 iff there exists a connected path between two opposing edges of the lattice. The paper addresses the following synthesis problem: how should one assign literals to switches in a lattice in order to implement a given target Boolean function? The goal is to minimize the lattice size, measured in terms of the number of switches. An efficient algorithm for this task is presented-one that does not exhaustively enumerate paths but rather exploits the concept of Boolean function duality. The algorithm produces lattices with a size that grows linearly with the number of products of the target Boolean function in ISOP form. It runs in time that grows polynomially. Synthesis trials are performed on standard benchmark circuits. The synthesis results are compared to a lower-bound calculation on the lattice size.

show abstract

Section: Applicable Technologiesmentioning

confidence: 99%

Logic Synthesis for Switching Lattices

Altun

Riedel

2012

IEEE Trans. Comput.

149

View full text Add to dashboard Cite

show abstract

“…A nanoscale spin-wave reconfigurable mesh of size N 2 consists of an N Â N array of processors connected to a reconfigurable spin-wave bus grid, where each processor has a locally controllable bus switch [12], as shown in Figure 7.5.…”

Section: Spin-wave Reconfigurable Meshmentioning

confidence: 99%

Spin‐Wave Architectures

Eshaghian‐Wilner

Khitun

Navab

et al. 2009

Bio‐Inspired and Nanoscale Integrated Computing

Self Cite

View full text Add to dashboard Cite

“…We can approach this problem by using multiple N Â L reconfigurable meshes and connecting each module in a multiscale fashion. We propose using the Hierarchical Multi-scale Reconfigurable Mesh described in Chapter 7 or [9] to solve this problem. Assume there are N Â N nanoscale reconfigurable meshes in this hierarchical multi-scale architecture.…”

Section: Po-msag On a Hierarchical Multiscale Reconfigurable Meshmentioning

confidence: 99%