2018
DOI: 10.1016/j.mejo.2018.08.007
|View full text |Cite
|
Sign up to set email alerts
|

A low phase noise super–harmonic coupling quadrature VCO using an additional double frequency oscillator

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
7
0

Year Published

2019
2019
2023
2023

Publication Types

Select...
6

Relationship

0
6

Authors

Journals

citations
Cited by 9 publications
(7 citation statements)
references
References 24 publications
0
7
0
Order By: Relevance
“…Therefore, the coupling network only includes two noiseless and lossless passive elements and does not add any extra noise sources and DC power consumption to the cores. It is worth noting that the proposed coupling network needs a lower chip area than the traditional transformer couplings (Ravi et al, 2002;Gierkink et al, 2003) and master-slave paradigms (Ravi et al, 2002;Jafari and Sheikhaei, 2018a).…”
Section: Proposed Switching Superharmonic Coupling Schemementioning
confidence: 99%
See 4 more Smart Citations
“…Therefore, the coupling network only includes two noiseless and lossless passive elements and does not add any extra noise sources and DC power consumption to the cores. It is worth noting that the proposed coupling network needs a lower chip area than the traditional transformer couplings (Ravi et al, 2002;Gierkink et al, 2003) and master-slave paradigms (Ravi et al, 2002;Jafari and Sheikhaei, 2018a).…”
Section: Proposed Switching Superharmonic Coupling Schemementioning
confidence: 99%
“…To generate quadrature signals, different techniques exist (Razavi, 2011) as such: using ring oscillator; while it has a wide tuning range, it is not popular for modern radio frequency systems because of its poor phase noise performance; the use of Resistor-Capacitor and Capacitor-Resistor circuit and transformer-based poly-phase filters (Park and Wang, 2015), which has a poor phase accuracy because of high mismatch of the resistor-capacitor circuit-based time constant in the CMOS process, and also, it needs power hungry buffers; the use of an oscillator followed by a master-slave flip-flop as a frequency divider which is less attractive because of power and frequency limitations and sensitivity of quadrature accuracy to duty cycle; and the use of injection-locked inductor-capacitor circuit (LC)-QVCOs, which because of good phase noise performance of LC-voltage-controlled oscillators (VCOs) has become widely popular in a RF-integrated circuit design (Rofougaran, 1998;Andreani et al 2002;Ebrahimi and Naseh, 2013;Ebrahimi and Naseh, 2011;Ravi et al, 2002;Gierkink et al, 2003;Hancock and Rebeiz, 2004;Naseh et al, 2008;Soltanian and Kinget, 2006;Yu et al, 2016;Kuo et al, 2015;Jafari and Sheikhaei, 2018a).…”
Section: Introductionmentioning
confidence: 99%
See 3 more Smart Citations