2010 International Electron Devices Meeting 2010
DOI: 10.1109/iedm.2010.5703473
|View full text |Cite
|
Sign up to set email alerts
|

A low operating power FinFET transistor module featuring scaled gate stack and strain engineering for 32/28nm SoC technology

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2013
2013
2018
2018

Publication Types

Select...
2
2
1

Relationship

0
5

Authors

Journals

citations
Cited by 6 publications
references
References 1 publication
0
0
0
Order By: Relevance