18th IEEE International Conference on Micro Electro Mechanical Systems, 2005. MEMS 2005.
DOI: 10.1109/memsys.2005.1454009
|View full text |Cite
|
Sign up to set email alerts
|

A low cost wafer-level MEMS packaging technology

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
12
0

Publication Types

Select...
3
3

Relationship

1
5

Authors

Journals

citations
Cited by 19 publications
(12 citation statements)
references
References 11 publications
0
12
0
Order By: Relevance
“…Therefore, low cost batch-fabrication techniques that can provide a suspended impermeable seal on top of the micromechanical structures are of great interest. Several types of such techniques have been reported that are mostly based on wafer bonding [2][3][4] or removal of a sacrificial layer from the top of the devices after deposition of a sealing layer [5][6][7]. In general, packaging techniques based on wafer bonding add significant complexity and cost to the process and therefore thin-film sacrificial layer based techniques are preferred.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…Therefore, low cost batch-fabrication techniques that can provide a suspended impermeable seal on top of the micromechanical structures are of great interest. Several types of such techniques have been reported that are mostly based on wafer bonding [2][3][4] or removal of a sacrificial layer from the top of the devices after deposition of a sealing layer [5][6][7]. In general, packaging techniques based on wafer bonding add significant complexity and cost to the process and therefore thin-film sacrificial layer based techniques are preferred.…”
Section: Introductionmentioning
confidence: 99%
“…In general, packaging techniques based on wafer bonding add significant complexity and cost to the process and therefore thin-film sacrificial layer based techniques are preferred. Among interesting examples of such techniques are using thermally-decomposable polymers as sacrificial layer [6] and epitaxial growth of silicon on top of silicon structures patterned on SOI substrates for sealing and CMOS integration [7]. HARPSS (High Aspect Ratio Poly-and Single-crystal Silicon) fabrication process is a 3-D silicon bulk micromachining technology with superior capabilities in embedding high-performance electrostatic sensors and actuators in silicon substrate [8][9][10][11][12][13][14].…”
Section: Introductionmentioning
confidence: 99%
“…12.b shows the accelerometer, packaged by dispensing Unity and overcoating a 120im thick Avatrel overcoat. The static sensitivity of the packaged accelerometer is measured to be about 0.27pF/g [10]. The gold-Avatrel package was charactF Agilent 8517 vector network analyzer.…”
Section: Characterization Of the Packaged Harpss Varactorsmentioning
confidence: 99%
“…Our technique is based on thermal decomposition of a polymeric sacrificial material, Unity 2000 (Promerus, LLC) [9,10], through a spin-coated solid polymer overcoat, Avatrel (Promerus, LLC). The sacrificial material undergoes thermolytic degradation in an oven to create an air cavity on top of the active parts of the device.…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation