The 11th IEEE Symposium on Embedded Systems for Real-Time Multimedia 2013
DOI: 10.1109/estimedia.2013.6704504
|View full text |Cite
|
Sign up to set email alerts
|

A low cost, high performance dynamic-programming-based adaptive power allocation scheme for many-core architectures in the dark silicon era

Abstract: Abstract-Power consumption of many-core chips increases in such a rapid pace that it will soon exceed the chip's affordable power budget. As a result, design of a many-core chip has to address a significant performance challenge under a tight power budget constraint. This problem becomes more prevalent as more of the frequencies and/or voltages of on-chip resources in a manycore chip can be tuned, where heuristics based power allocation approaches often lead to poor performance. Another important problem is th… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
5
0

Year Published

2013
2013
2019
2019

Publication Types

Select...
3
1
1

Relationship

2
3

Authors

Journals

citations
Cited by 5 publications
(5 citation statements)
references
References 18 publications
0
5
0
Order By: Relevance
“…The problem can be defined as maximizing performance given fixed lifetime budget. This is similar to the power budgeting problem [29,31] which maximizes performance under limited power budget. However, the lifetime budgeting is different as the aging process is in a long-term scale.…”
Section: Discussionmentioning
confidence: 93%
“…The problem can be defined as maximizing performance given fixed lifetime budget. This is similar to the power budgeting problem [29,31] which maximizes performance under limited power budget. However, the lifetime budgeting is different as the aging process is in a long-term scale.…”
Section: Discussionmentioning
confidence: 93%
“…Experiments are performed using an event-driven many-core simulator [29,31]. This cycle-accurate simulator faithfully models the processor microarchitecture, the cache coherence protocol, and the communication infrastructure.…”
Section: Methodsmentioning
confidence: 99%
“…The last step of frequency scaling using a hardware dynamic programming network also has a low area and power overheads, only accounting for 0.5% of the total network-on-chip [29].…”
Section: Overhead Of Himapmentioning
confidence: 99%
See 1 more Smart Citation
“…However, in all these static mapping strategies, communication between different tasks is not considered [35]. Heuristic-based approaches are not able to achieve optimal results and the performance of such systems may degrade massively when the number of controllable resources is increasing [79].…”
Section: B Application Mapping and Core Allocation Managementmentioning
confidence: 99%