A Low Complexity and Low Power SoC Design Architecture for Adaptive MAI Suppression in CDMA Systems

Abstract

In this paper, we propose a reduced complexity and power efficient System-on-Chip (SoC) architecture for adaptive interference suppression in CDMA systems. The adaptive Parallel-Residue-Compensation architecture leads to significant performance gain over the conventional interference cancellation algorithms. The multi-code commonality is explored to avoid the direct Interference Cancellation (IC), which reduces the IC complexity from OðK 2 NÞ to OðKNÞ. The physical meaning of the complete versus weighted IC is applied to clip the weights above a certain threshold so as to reduce the VLSI circuit activity rate. Novel scalable SoC architectures based on simple combinational logic are proposed to eliminate dedicated multipliers with at least 10Â saving in hardware resource. A Catapult C High Level Synthesis methodology is apply to explore the VLSI design space extensively and achieve at least 4Â speedup. Multi-stage Convergence-Masking-Vector combined with clock gating is proposed to reduce the VLSI dynamic power consumption by up to 90%:

Application of Blind Adaptive LMS Algorithm for Detection of CDMA Signals in Frequency Selective Fading Channels

“…There are many advantages using the adaptive PIC in [11]. It is simple to implement [12], and is inherently applicable in time-varying environments. Also, it does not have to conduct channel estimation, and its performance is better than non adaptive PICs.…”

BioThreads: A Novel VLIW-Based Chip Multiprocessor for Accelerating Biomedical Image Processing Applications

“…Also, these solutions tend to offer little or no programmability making difficult their modification to reflect changes to the input algorithm. In the same architectural domain, the synthesis of such hardwired engines from High Level Languages (ESL synthesis) is an area of active research in academia [14] [15] (academic efforts targeting ESL synthesis of Ada and C-descriptions); Industrial tools in this area have matured [16][17] [18] (commercial offerings targeting C++, C and UML+C++ respectively) to the point of competing favourably with hand-coded RTL implementations, at least for certain type of designs .…”

Adaptive Duplicated Filters and Interference Canceller for DS-CDMA Systems

“…Unfortunately, this optimal MUD is prohibitively complex for real-time implementation; its complexity increases exponentially with the number of users. Therefore, over the last two decades, research in this area has focused on several uplink sub-optimal MUD solutions [6][7][8][9][10][11][12][13][14][15][16][17][18][19][20][21][22][23][24] whose design objective is to reach a good tradeoff between performance and complexity: (1) to combat MAI and ISI in order to reliably detect information data of possibly a larger number of active users; while (2) maintaining a complexity permitting a real-time implementation for this maximum number of users. This implementation complexity issue explains the reason why the Rake receiver is still present in 3G base stations [4].…”

“…These IC MUD methods based on autocorrelation codes matrix shows excellent performances in combating MAI at the expense of a huge complexity. For acceptable complexity level most works do not use autocorrelation matrix [4] wherein works on their VLSI implementation appears in [17][18][19][20][21][22]. In comparison to the conventional Rake receiver, Hagerman and al.…”